summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorKrzysztof Parzyszek <kparzysz@codeaurora.org>2018-02-06 15:15:13 +0000
committerKrzysztof Parzyszek <kparzysz@codeaurora.org>2018-02-06 15:15:13 +0000
commit1d52a850b3273dbefc99aecf7e3137cfe79820c8 (patch)
tree67875660450d3ab808dc922ec53a07b6533cc396
parent3aecc7fd451c69b2aec829b0ad70c28772c348c3 (diff)
downloadbcm5719-llvm-1d52a850b3273dbefc99aecf7e3137cfe79820c8.tar.gz
bcm5719-llvm-1d52a850b3273dbefc99aecf7e3137cfe79820c8.zip
[Hexagon] Remove leftover assert
llvm-svn: 324352
-rw-r--r--llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp4
1 files changed, 1 insertions, 3 deletions
diff --git a/llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp b/llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp
index 264a2d16c29..291e3858012 100644
--- a/llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp
+++ b/llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp
@@ -75,10 +75,8 @@ HexagonTargetLowering::VectorPair
HexagonTargetLowering::opSplit(SDValue Vec, const SDLoc &dl,
SelectionDAG &DAG) const {
TypePair Tys = typeSplit(ty(Vec));
- if (Vec.getOpcode() == HexagonISD::QCAT) {
-assert(0);
+ if (Vec.getOpcode() == HexagonISD::QCAT)
return VectorPair(Vec.getOperand(0), Vec.getOperand(1));
- }
return DAG.SplitVector(Vec, dl, Tys.first, Tys.second);
}
OpenPOWER on IntegriCloud