summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorBob Wilson <bob.wilson@apple.com>2010-06-15 05:51:27 +0000
committerBob Wilson <bob.wilson@apple.com>2010-06-15 05:51:27 +0000
commit1478142485bbd704b3db5348fa113ecc452b31e8 (patch)
tree84882d8b54572506445cedcc8c7dd2babad231e4
parent3f253d2353d9c013a9b283552be4ddbea2957116 (diff)
downloadbcm5719-llvm-1478142485bbd704b3db5348fa113ecc452b31e8.tar.gz
bcm5719-llvm-1478142485bbd704b3db5348fa113ecc452b31e8.zip
VMOVQQ and VMOVQQQQ are pseudo instructions and not predicable.
llvm-svn: 105990
-rw-r--r--llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp5
1 files changed, 4 insertions, 1 deletions
diff --git a/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp b/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp
index 01095626a99..b89a8ad7a88 100644
--- a/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp
+++ b/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp
@@ -759,7 +759,10 @@ ARMBaseInstrInfo::copyRegToReg(MachineBasicBlock &MBB,
else
return false;
- AddDefaultPred(BuildMI(MBB, I, DL, get(Opc), DestReg).addReg(SrcReg));
+ MachineInstrBuilder MIB = BuildMI(MBB, I, DL, get(Opc), DestReg);
+ MIB.addReg(SrcReg);
+ if (Opc != ARM::VMOVQQ && Opc != ARM::VMOVQQQQ)
+ AddDefaultPred(MIB);
}
return true;
OpenPOWER on IntegriCloud