diff options
| author | Chris Lattner <sabre@nondot.org> | 2005-07-22 22:58:34 +0000 |
|---|---|---|
| committer | Chris Lattner <sabre@nondot.org> | 2005-07-22 22:58:34 +0000 |
| commit | 12f5d12b217f5b7677df3e3f63108ead1f49e3d1 (patch) | |
| tree | a6c761433c82443403fd1c7e864c41c5cb338abc | |
| parent | 08c3645d3a94f7f8795dfcdf0741ce4f65f3acd5 (diff) | |
| download | bcm5719-llvm-12f5d12b217f5b7677df3e3f63108ead1f49e3d1.tar.gz bcm5719-llvm-12f5d12b217f5b7677df3e3f63108ead1f49e3d1.zip | |
PowerPC no-pic code is not quite ready for prime-time
llvm-svn: 22507
| -rw-r--r-- | llvm/lib/Target/PowerPC/PPC32ISelPattern.cpp | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/llvm/lib/Target/PowerPC/PPC32ISelPattern.cpp b/llvm/lib/Target/PowerPC/PPC32ISelPattern.cpp index 09ccd6ae975..4cbb585e821 100644 --- a/llvm/lib/Target/PowerPC/PPC32ISelPattern.cpp +++ b/llvm/lib/Target/PowerPC/PPC32ISelPattern.cpp @@ -45,6 +45,7 @@ namespace { PPC32TargetLowering(TargetMachine &TM) : TargetLowering(TM) { // Fold away setcc operations if possible. setSetCCIsExpensive(); + PICEnabled = true; // Set up the register classes. addRegisterClass(MVT::i32, PPC32::GPRCRegisterClass); |
