diff options
author | Simon Pilgrim <llvm-dev@redking.me.uk> | 2016-07-18 18:53:15 +0000 |
---|---|---|
committer | Simon Pilgrim <llvm-dev@redking.me.uk> | 2016-07-18 18:53:15 +0000 |
commit | 069c732f82167d46494204252967d51a097626a6 (patch) | |
tree | 9a5f8a467a1498dc8f85ec3d4b325496b848bce3 | |
parent | fc611138eb9718d267cac07a4b786b55a6d11f77 (diff) | |
download | bcm5719-llvm-069c732f82167d46494204252967d51a097626a6.tar.gz bcm5719-llvm-069c732f82167d46494204252967d51a097626a6.zip |
[X86][SSE] Regenerate extraction from promotion test
Added tests for SSE2 as well as SSE41
llvm-svn: 275878
-rw-r--r-- | llvm/test/CodeGen/X86/2011-12-8-bitcastintprom.ll | 27 |
1 files changed, 21 insertions, 6 deletions
diff --git a/llvm/test/CodeGen/X86/2011-12-8-bitcastintprom.ll b/llvm/test/CodeGen/X86/2011-12-8-bitcastintprom.ll index e2b3ebcf76e..0ce5ba3cd31 100644 --- a/llvm/test/CodeGen/X86/2011-12-8-bitcastintprom.ll +++ b/llvm/test/CodeGen/X86/2011-12-8-bitcastintprom.ll @@ -1,12 +1,27 @@ -; RUN: llc < %s -mtriple=x86_64-apple-darwin -mcpu=corei7 | FileCheck %s +; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py +; RUN: llc < %s -mtriple=x86_64-apple-darwin -mattr=+sse2 | FileCheck %s --check-prefix=CHECK --check-prefix=SSE2 +; RUN: llc < %s -mtriple=x86_64-apple-darwin -mattr=+sse4.1 | FileCheck %s --check-prefix=CHECK --check-prefix=SSE41 ; Make sure that the conversion between v4i8 to v2i16 is not a simple bitcast. -; CHECK: prom_bug -; CHECK: shufb -; CHECK: movd -; CHECK: movw -; CHECK: ret define void @prom_bug(<4 x i8> %t, i16* %p) { +; SSE2-LABEL: prom_bug: +; SSE2: ## BB#0: +; SSE2-NEXT: pand {{.*}}(%rip), %xmm0 +; SSE2-NEXT: packuswb %xmm0, %xmm0 +; SSE2-NEXT: packuswb %xmm0, %xmm0 +; SSE2-NEXT: pshufd {{.*#+}} xmm0 = xmm0[0,1,0,3] +; SSE2-NEXT: pshufhw {{.*#+}} xmm0 = xmm0[0,1,2,3,5,5,6,7] +; SSE2-NEXT: movd %xmm0, %eax +; SSE2-NEXT: movw %ax, (%rdi) +; SSE2-NEXT: retq +; +; SSE41-LABEL: prom_bug: +; SSE41: ## BB#0: +; SSE41-NEXT: pshufb {{.*#+}} xmm0 = xmm0[0,4,8,12,u,u,u,u,u,u,u,u,u,u,u,u] +; SSE41-NEXT: pmovzxwq {{.*#+}} xmm0 = xmm0[0],zero,zero,zero,xmm0[1],zero,zero,zero +; SSE41-NEXT: movd %xmm0, %eax +; SSE41-NEXT: movw %ax, (%rdi) +; SSE41-NEXT: retq %r = bitcast <4 x i8> %t to <2 x i16> %o = extractelement <2 x i16> %r, i32 0 store i16 %o, i16* %p |