diff options
| author | Robert Bocchino <bocchino@illinois.edu> | 2006-01-17 20:06:42 +0000 |
|---|---|---|
| committer | Robert Bocchino <bocchino@illinois.edu> | 2006-01-17 20:06:42 +0000 |
| commit | 03e95af9f7444377b8373d5335b579bf383310cd (patch) | |
| tree | e4f13c7f45dcf1c63ac45a1dfa1e36019752ba2c | |
| parent | c744cbe160ac8802907637611e86132bc5a6c437 (diff) | |
| download | bcm5719-llvm-03e95af9f7444377b8373d5335b579bf383310cd.tar.gz bcm5719-llvm-03e95af9f7444377b8373d5335b579bf383310cd.zip | |
Support for the insertelement operation.
llvm-svn: 25405
| -rw-r--r-- | llvm/include/llvm/Support/InstVisitor.h | 1 | ||||
| -rw-r--r-- | llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp | 1 |
2 files changed, 2 insertions, 0 deletions
diff --git a/llvm/include/llvm/Support/InstVisitor.h b/llvm/include/llvm/Support/InstVisitor.h index 9f888cbb590..e48b3ffd7eb 100644 --- a/llvm/include/llvm/Support/InstVisitor.h +++ b/llvm/include/llvm/Support/InstVisitor.h @@ -176,6 +176,7 @@ public: RetTy visitShiftInst(ShiftInst &I) { DELEGATE(Instruction); } RetTy visitVAArgInst(VAArgInst &I) { DELEGATE(Instruction); } RetTy visitExtractElementInst(ExtractElementInst &I) { DELEGATE(Instruction); } + RetTy visitInsertElementInst(InsertElementInst &I) { DELEGATE(Instruction); } // Next level propagators... if the user does not overload a specific // instruction type, they can overload one of these to get the whole class diff --git a/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp b/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp index cd4250b48b3..f3e25467790 100644 --- a/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp +++ b/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp @@ -389,6 +389,7 @@ public: // These all get lowered before this pass. void visitExtractElement(ExtractElementInst &I) { assert(0 && "TODO"); } + void visitInsertElement(InsertElementInst &I) { assert(0 && "TODO"); } void visitSwitch(SwitchInst &I) { assert(0 && "TODO"); } void visitInvoke(InvokeInst &I) { assert(0 && "TODO"); } void visitUnwind(UnwindInst &I) { assert(0 && "TODO"); } |

