diff options
author | Aditya Nandakumar <aditya_nandakumar@apple.com> | 2019-02-08 19:41:13 +0000 |
---|---|---|
committer | Aditya Nandakumar <aditya_nandakumar@apple.com> | 2019-02-08 19:41:13 +0000 |
commit | 01e818a97d6afb1983983021c2029aafc4124170 (patch) | |
tree | 399b5cd6197135df28350a3da55e18d985b6bee0 | |
parent | a1cec5b2644ff1221161552cbc471b59902dbf46 (diff) | |
download | bcm5719-llvm-01e818a97d6afb1983983021c2029aafc4124170.tar.gz bcm5719-llvm-01e818a97d6afb1983983021c2029aafc4124170.zip |
[GISel][NFC]: Add missing call to record CSE hits in the CSEMIRBuilder
https://reviews.llvm.org/D57932
Add some logging + tests to make sure CSEInfo prints debug output.
reviewed by: arsenm
llvm-svn: 353553
-rw-r--r-- | llvm/lib/CodeGen/GlobalISel/CSEInfo.cpp | 18 | ||||
-rw-r--r-- | llvm/lib/CodeGen/GlobalISel/CSEMIRBuilder.cpp | 1 | ||||
-rw-r--r-- | llvm/test/CodeGen/AArch64/GlobalISel/legalize-ext-csedebug-output.mir | 35 |
3 files changed, 45 insertions, 9 deletions
diff --git a/llvm/lib/CodeGen/GlobalISel/CSEInfo.cpp b/llvm/lib/CodeGen/GlobalISel/CSEInfo.cpp index 019cc72a12c..aaf09c8c938 100644 --- a/llvm/lib/CodeGen/GlobalISel/CSEInfo.cpp +++ b/llvm/lib/CodeGen/GlobalISel/CSEInfo.cpp @@ -138,7 +138,7 @@ MachineInstr *GISelCSEInfo::getMachineInstrIfExists(FoldingSetNodeID &ID, void *&InsertPos) { handleRecordedInsts(); if (auto *Inst = getNodeIfExists(ID, MBB, InsertPos)) { - LLVM_DEBUG(dbgs() << "CSEInfo: Found Instr " << *Inst->MI << "\n";); + LLVM_DEBUG(dbgs() << "CSEInfo::Found Instr " << *Inst->MI;); return const_cast<MachineInstr *>(Inst->MI); } return nullptr; @@ -157,14 +157,14 @@ void GISelCSEInfo::countOpcodeHit(unsigned Opc) { void GISelCSEInfo::recordNewInstruction(MachineInstr *MI) { if (shouldCSE(MI->getOpcode())) { TemporaryInsts.insert(MI); - LLVM_DEBUG(dbgs() << "CSEInfo: Recording new MI " << *MI); + LLVM_DEBUG(dbgs() << "CSEInfo::Recording new MI " << *MI); } } void GISelCSEInfo::handleRecordedInst(MachineInstr *MI) { assert(shouldCSE(MI->getOpcode()) && "Invalid instruction for CSE"); auto *UMI = InstrMapping.lookup(MI); - LLVM_DEBUG(dbgs() << "CSEInfo: Handling recorded MI " << *MI); + LLVM_DEBUG(dbgs() << "CSEInfo::Handling recorded MI " << *MI); if (UMI) { // Invalidate this MI. invalidateUniqueMachineInstr(UMI); @@ -230,7 +230,7 @@ void GISelCSEInfo::analyze(MachineFunction &MF) { } void GISelCSEInfo::releaseMemory() { - // print(); + print(); CSEMap.clear(); InstrMapping.clear(); UniqueInstrAllocator.Reset(); @@ -244,11 +244,11 @@ void GISelCSEInfo::releaseMemory() { } void GISelCSEInfo::print() { -#ifndef NDEBUG - for (auto &It : OpcodeHitTable) { - dbgs() << "CSE Count for Opc " << It.first << " : " << It.second << "\n"; - }; -#endif + LLVM_DEBUG(for (auto &It + : OpcodeHitTable) { + dbgs() << "CSEInfo::CSE Hit for Opc " << It.first << " : " << It.second + << "\n"; + };); } /// ----------------------------------------- // ---- Profiling methods for FoldingSetNode --- // diff --git a/llvm/lib/CodeGen/GlobalISel/CSEMIRBuilder.cpp b/llvm/lib/CodeGen/GlobalISel/CSEMIRBuilder.cpp index ed2c95c22ce..461bc6038c2 100644 --- a/llvm/lib/CodeGen/GlobalISel/CSEMIRBuilder.cpp +++ b/llvm/lib/CodeGen/GlobalISel/CSEMIRBuilder.cpp @@ -39,6 +39,7 @@ CSEMIRBuilder::getDominatingInstrForID(FoldingSetNodeID &ID, MachineInstr *MI = CSEInfo->getMachineInstrIfExists(ID, CurMBB, NodeInsertPos); if (MI) { + CSEInfo->countOpcodeHit(MI->getOpcode()); auto CurrPos = getInsertPt(); if (!dominates(MI, CurrPos)) CurMBB->splice(CurrPos, CurMBB, MI); diff --git a/llvm/test/CodeGen/AArch64/GlobalISel/legalize-ext-csedebug-output.mir b/llvm/test/CodeGen/AArch64/GlobalISel/legalize-ext-csedebug-output.mir new file mode 100644 index 00000000000..819f04729e9 --- /dev/null +++ b/llvm/test/CodeGen/AArch64/GlobalISel/legalize-ext-csedebug-output.mir @@ -0,0 +1,35 @@ +# RUN: llc -march=aarch64 -run-pass=legalizer %s -o - -enable-cse-in-legalizer=1 -debug-only=cseinfo 2>&1 | FileCheck %s +# Test the -debug-only=cseinfo option here to make sure we're recording new instructions and printing the hit count +# at the end. +# REQUIRES: asserts +--- +name: test_cse_in_legalizer +body: | + bb.0.entry: + ; CHECK: CSEInfo::Add MI: %{{[0-9]+}}:_(s8) = G_TRUNC + ; CHECK: CSEInfo::Add MI: %{{[0-9]+}}:_(s32) = G_ZEXT + ; CHECK: CSEInfo::Add MI: %{{[0-9]+}}:_(s8) = G_TRUNC + ; CHECK: CSEInfo::Add MI: %{{[0-9]+}}:_(s32) = G_ZEXT + ; CHECK: CSEInfo::Recording new MI G_CONSTANT + ; CHECK: CSEInfo::Recording new MI G_CONSTANT + ; CHECK: CSEInfo::Recording new MI G_TRUNC + ; CHECK: CSEInfo::Recording new MI G_TRUNC + ; CHECK: CSEInfo::Recording new MI G_AND + ; CHECK: CSEInfo::Recording new MI G_AND + ; CHECK: CSEInfo::Found Instr %{{[0-9]+}}:_(s32) = G_CONSTANT + ; CHECK: CSEInfo::Found Instr %{{[0-9]+}}:_(s32) = G_TRUNC + ; CHECK: CSEInfo::Found Instr %{{[0-9]+}}:_(s32) = G_AND + ; Note - these will be sensitive the opcode numbers. If + ; frequently modifying generic opcodes, we could just regex + ; the opcodes in the following lines instead of checking for + ; specific opcode numbers. + ; CHECK: CSEInfo::CSE Hit for Opc 82 : 1 + ; CHECK: CSEInfo::CSE Hit for Opc 41 : 1 + ; CHECK: CSEInfo::CSE Hit for Opc 83 : 1 + %0:_(s64) = COPY $x0 + %1:_(s8) = G_TRUNC %0(s64) + %19:_(s32) = G_ZEXT %1(s8) + $w0 = COPY %19(s32) + %2:_(s8) = G_TRUNC %0(s64) + %20:_(s32) = G_ZEXT %2(s8) + $w0 = COPY %20(s32) |