| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Correct polarity of BMC boot complete signal | Raptor Engineering Development Team | 2018-01-17 | 1 | -8/+38 |
| | | | | | Use fading startup pattern instead of prior KR pattern | ||||
| * | Fix power rails not going offline on system shutdown | Raptor Engineering Development Team | 2018-01-17 | 1 | -2/+2 |
| | | |||||
| * | Speed BMC boot pattern up somewhat | Raptor Engineering Development Team | 2018-01-17 | 1 | -2/+2 |
| | | |||||
| * | Enable network link and activity LEDs on front and rear panel | Raptor Engineering Development Team | 2018-01-17 | 1 | -12/+77 |
| | | |||||
| * | Expose power good/enable busses to I2C for debugging and diagnostic purposes | Raptor Engineering Development Team | 2018-01-16 | 1 | -0/+16 |
| | | |||||
| * | Use open drain output on CPU standby reset line | Raptor Engineering Development Team | 2018-01-16 | 1 | -2/+15 |
| | | |||||
| * | Take fan controller out of reset when BMC power good is established | Raptor Engineering Development Team | 2018-01-13 | 1 | -2/+2 |
| | | |||||
| * | Convert combinatorial logic to registered logic to work around apparent ↵ | Raptor Engineering Development Team | 2018-01-12 | 1 | -110/+173 |
| | | | | | | | | | | Yosys bug Add initial internal oscillator Fix license in PCF file Tested to work on initial Talos™ II hardware | ||||
| * | Add vendor ID registers | Raptor Engineering Development Team | 2017-12-31 | 1 | -3/+22 |
| | | | | | Add CPU1 presence detect to response field | ||||
| * | Add initial Talos™ II front panel control logic | Raptor Engineering Development Team | 2017-12-30 | 1 | -12/+101 |
| | | | | | Add initial Talos™ II system control logic | ||||
| * | Initial buildable variant for Talos™ II | Raptor Engineering Development Team | 2017-12-30 | 1 | -0/+558 |
 |
index : talos-system-fpga | |
| Talos™ II FPGA sources | Raptor Computing Systems |
| summaryrefslogtreecommitdiffstats |
|