summaryrefslogtreecommitdiffstats
path: root/src/test/testcases/testStopClocks.py
blob: 5b452665df3a88c4a6f5d9315f07d7c6203ca523 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
# IBM_PROLOG_BEGIN_TAG
# This is an automatically generated prolog.
#
# $Source: src/test/testcases/testStopClocks.py $
#
# OpenPOWER sbe Project
#
# Contributors Listed Below - COPYRIGHT 2016,2019
# [+] International Business Machines Corp.
#
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
# implied. See the License for the specific language governing
# permissions and limitations under the License.
#
# IBM_PROLOG_END_TAG
from __future__ import print_function
import sys
sys.path.append("targets/p9_nimbus/sbeTest" )
sys.path.append("targets/p9_axone/sbeTest" )
import testUtil
err = False
#from testWrite import *

STOPCLOCK_CORE_TESTDATA =  [0,0,0,0x3,
                            0,0,0xA9,0x03,
                            0x0,0x02,0x00,0x20]      # target type/chiplet id
STOPCLOCK_PROC_TESTDATA =  [0,0,0,0x3,
                            0,0,0xA9,0x03,
                            0x0,0x0,0x0,0x00]      # target type/chiplet id

STOPCLOCK_ALL_CORE_TESTDATA =  [0,0,0,0x3,
                                0,0,0xA9,0x03,
                                0x0,0x5,0x0,0xFF]      # target type/chiplet id

STOPCLOCK_PASS_EXPDATA =   [0xc0,0xde,0xa9,0x03,
                            0x0,0x0,0x0,0x0,
                            0x0,0x0,0x0,0x03];

STOPCLOCK_EQ_TESTDATA =  [0,0,0,0x3,
                          0,0,0xA9,0x03,
                          0x0,0x2,0x0,0x10]      # target type/chiplet id

STOPCLOCK_EX0_TESTDATA =  [0,0,0,0x3,
                          0,0,0xA9,0x03,
                          0x0,0x1,0x0,0x24]      # target type/chiplet id

STOPCLOCK_EX1_TESTDATA =  [0,0,0,0x3,
                          0,0,0xA9,0x03,
                          0x0,0x1,0x0,0x26]      # target type/chiplet id

STOPCLOCK_ALL_EQ_TESTDATA =  [0,0,0,0x3,
                              0,0,0xA9,0x03,
                              0x0,0x4,0x0,0xFF]      # target type/chiplet id

STOPCLOCK_INVALIDTARGET_TESTDATA =  [0,0,0,0x3,
                            0,0,0xA9,0x03,
                            0x0,0x09,0x00,0x20]      # target type/chiplet id
STOPCLOCK_FAIL_EXPDATA =   [0xc0,0xde,0xa9,0x03,
                            0x0,0x02,0x0,0x04,
                            0x0,0x0,0x0,0x03];


# MAIN Test Run Starts Here...
#-------------------------------------------------
def main( ):
    testUtil.runCycles( 10000000 )

    testUtil.writeUsFifo( STOPCLOCK_CORE_TESTDATA )
    testUtil.writeEot( )
    testUtil.readDsFifo( STOPCLOCK_PASS_EXPDATA )
    testUtil.runCycles( 10000000 )
    testUtil.readEot( )

#    testUtil.writeUsFifo( STOPCLOCK_ALL_CORE_TESTDATA )
#    testUtil.writeEot( )
#    testUtil.readDsFifo( STOPCLOCK_PASS_EXPDATA )
#    testUtil.runCycles( 10000000 )
#    testUtil.readEot( )
#
    testUtil.runCycles( 10000000 )
    testUtil.writeUsFifo( STOPCLOCK_EQ_TESTDATA )
    testUtil.writeEot( )
    testUtil.readDsFifo( STOPCLOCK_PASS_EXPDATA )
    testUtil.runCycles( 10000000 )
    testUtil.readEot( )

    testUtil.runCycles( 10000000 )
    testUtil.writeUsFifo( STOPCLOCK_EX0_TESTDATA )
    testUtil.writeEot( )
    testUtil.readDsFifo( STOPCLOCK_PASS_EXPDATA )
    testUtil.runCycles( 10000000 )
    testUtil.readEot( )

    testUtil.runCycles( 10000000 )
    testUtil.writeUsFifo( STOPCLOCK_EX1_TESTDATA )
    testUtil.writeEot( )
    testUtil.readDsFifo( STOPCLOCK_PASS_EXPDATA )
    testUtil.runCycles( 10000000 )
    testUtil.readEot( )
#
#    testUtil.runCycles( 10000000 )
#    testUtil.writeUsFifo( STOPCLOCK_ALL_EQ_TESTDATA )
#    testUtil.writeEot( )
#    testUtil.readDsFifo( STOPCLOCK_PASS_EXPDATA )
#    testUtil.runCycles( 10000000 )
#    testUtil.readEot( )

    testUtil.writeUsFifo( STOPCLOCK_PROC_TESTDATA )
    testUtil.writeEot( )
    testUtil.readDsFifo( STOPCLOCK_PASS_EXPDATA )
    testUtil.runCycles( 10000000 )
    testUtil.readEot( )

    testUtil.writeUsFifo( STOPCLOCK_INVALIDTARGET_TESTDATA )
    testUtil.writeEot( )
    testUtil.readDsFifo( STOPCLOCK_FAIL_EXPDATA )
    testUtil.runCycles( 10000000 )
    testUtil.readEot( )

#-------------------------------------------------
# Calling all test code
#-------------------------------------------------
if testUtil.getMachineName() == "axone":
    try:
        main()
    except:
        print ( "\nTest Suite completed with error(s)" )
        testUtil.collectFFDC()
        raise()

    print ( "\nTest Suite completed with no errors" )
else:
    main()

    if err:
        print ("\nTest Suite completed with error(s)")
        #sys.exit(1)
    else:
        print ("\nTest Suite completed with no errors")
        #sys.exit(0);

OpenPOWER on IntegriCloud