summaryrefslogtreecommitdiffstats
path: root/src/test/testcases/testStopClocks.py
blob: d81fdd37799058f6ee53a69dc0c22a85a5a0a31a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
# IBM_PROLOG_BEGIN_TAG
# This is an automatically generated prolog.
#
# $Source: src/test/testcases/testStopClocks.py $
#
# OpenPOWER sbe Project
#
# Contributors Listed Below - COPYRIGHT 2016
#
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
# implied. See the License for the specific language governing
# permissions and limitations under the License.
#
# IBM_PROLOG_END_TAG
import sys
sys.path.append("targets/p9_nimbus/sbeTest" )
import testUtil
err = False
#from testWrite import *

STOPCLOCK_CORE_TESTDATA =  [0,0,0,0x5,
                            0,0,0xA9,0x03,
                            0x0,0x5,0x0,0x20]      # target type/chiplet id

STOPCLOCK_ALL_CORE_TESTDATA =  [0,0,0,0x5,
                                0,0,0xA9,0x03,
                                0x0,0x5,0x0,0xFF]      # target type/chiplet id

STOPCLOCK_CORE_EXPDATA =   [0xc0,0xde,0xa9,0x03,
                            0x0,0x0,0x0,0x0,
                            0x0,0x0,0x0,0x03];

STOPCLOCK_EQ_TESTDATA =  [0,0,0,0x5,
                          0,0,0xA9,0x03,
                          0x0,0x4,0x0,0x10]      # target type/chiplet id

STOPCLOCK_ALL_EQ_TESTDATA =  [0,0,0,0x5,
                              0,0,0xA9,0x03,
                              0x0,0x4,0x0,0xFF]      # target type/chiplet id

STOPCLOCK_EQ_EXPDATA =   [0xc0,0xde,0xa9,0x03,
                          0x0,0x0,0x0,0x0,
                          0x0,0x0,0x0,0x03];


# MAIN Test Run Starts Here...
#-------------------------------------------------
def main( ):
    testUtil.runCycles( 10000000 )

    testUtil.writeUsFifo( STOPCLOCK_CORE_TESTDATA )
    testUtil.writeEot( )
    testUtil.readDsFifo( STOPCLOCK_CORE_EXPDATA )
    testUtil.runCycles( 10000000 )
    testUtil.readEot( )

    testUtil.writeUsFifo( STOPCLOCK_ALL_CORE_TESTDATA )
    testUtil.writeEot( )
    testUtil.readDsFifo( STOPCLOCK_CORE_EXPDATA )
    testUtil.runCycles( 10000000 )
    testUtil.readEot( )

    testUtil.runCycles( 10000000 )
    testUtil.writeUsFifo( STOPCLOCK_EQ_TESTDATA )
    testUtil.writeEot( )
    testUtil.readDsFifo( STOPCLOCK_EQ_EXPDATA )
    testUtil.runCycles( 10000000 )
    testUtil.readEot( )

    testUtil.runCycles( 10000000 )
    testUtil.writeUsFifo( STOPCLOCK_ALL_EQ_TESTDATA )
    testUtil.writeEot( )
    testUtil.readDsFifo( STOPCLOCK_EQ_EXPDATA )
    testUtil.runCycles( 10000000 )
    testUtil.readEot( )

#-------------------------------------------------
# Calling all test code
#-------------------------------------------------
main()

if err:
    print ("\nTest Suite completed with error(s)")
    #sys.exit(1)
else:
    print ("\nTest Suite completed with no errors")
    #sys.exit(0);

OpenPOWER on IntegriCloud