summaryrefslogtreecommitdiffstats
path: root/src/test/testcases/testGetMem_expdata.py
blob: 890042ac377fbd657ff1fcc6c00ac7d86eb8f8f4 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
# IBM_PROLOG_BEGIN_TAG
# This is an automatically generated prolog.
#
# $Source: src/test/testcases/testGetMem_expdata.py $
#
# OpenPOWER sbe Project
#
# Contributors Listed Below - COPYRIGHT 2016
# [+] International Business Machines Corp.
#
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
# implied. See the License for the specific language governing
# permissions and limitations under the License.
#
# IBM_PROLOG_END_TAG
import sys
sys.path.append("targets/p9_nimbus/sbeTest" )
import testUtil
err = False
#from testWrite import *

LOOP_COUNT = 4

GETMEM_TESTDATA =  [0,0,0,0x6,
                    0,0,0xA4,0x01,
                    0,0,0x0,0x02,
                    0,0,0,0,
                    0x08,0x00,0x00,0x00,
                    0x00,0x00,0x00,0x80]  # length of data

GETMEM_EXP_RESPHDR =  [0x00,0x00,0x00,0x80,  # length of data
                       0xc0,0xde,0xa4,0x01,
                       0x0,0x0,0x0,0x0,
                       0x00,0x0,0x0,0x03]

GETMEM_EXP_RESPDATA = [0xAB,0xCD,0xEF,0x01,
                       0xAB,0xCD,0xEF,0x02,
                       0xAB,0xCD,0xEF,0x03,
                       0xAB,0xCD,0xEF,0x04,
                       0xAB,0xCD,0xEF,0x05,
                       0xAB,0xCD,0xEF,0x06,
                       0xAB,0xCD,0xEF,0x07,
                       0xAB,0xCD,0xEF,0x08]


# MAIN Test Run Starts Here...
#-------------------------------------------------
def main( ):
    testUtil.runCycles( 10000000 )

    # GetMem test
    testUtil.writeUsFifo( GETMEM_TESTDATA )
    testUtil.writeEot( )
    # GetMem chipOp would send the read data first,
    # thus, would attempt to read the expected length of data first
    loop = 1
    while ( loop <= LOOP_COUNT ):
        testUtil.readDsFifo ( GETMEM_EXP_RESPDATA )
        loop += 1
    testUtil.readDsFifo( GETMEM_EXP_RESPHDR )
    testUtil.readEot( )


#-------------------------------------------------
# Calling all test code
#-------------------------------------------------
main()

if err:
    print ("\nTest Suite completed with error(s)")
    #sys.exit(1)
else:
    print ("\nTest Suite completed with no errors")
    #sys.exit(0);

OpenPOWER on IntegriCloud