summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/xml/attribute_info/pm_plat_attributes.xml
blob: ad7c55ea1d581bbc54f7af39611c4500551554b3 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/chips/p9/procedures/xml/attribute_info/pm_plat_attributes.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER sbe Project                                                  -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2015,2017                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<!-- pm_plat_attributes.xml -->
<!--                                                                        -->
<!-- XML file specifying Power Management HWPF attributes.                  -->
<!-- These attributes are initialized by the platform.                      -->
<attributes>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_EXTERNAL_VRM_STEPSIZE</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <!-- <<<<<<< PROC_CHIP POSSIBLE -->
    <description>
      Step size (binary in microvolts) to take upon external VRM voltage
      transitions. The value set here must take into account where internal
      VRMs are enabled or not as, when they are enabled, the step size must
      account for the tracking (eg PFET strength recalculation) for the step.

      Consumer: p9_pstate_parameter_block ->
                        Pstate Parameter Block (PSPB) for PGPE

      Provided by the Machine Readable Workbook after system characterization.
    </description>
    <valueType>uint32</valueType>
    <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_EXTERNAL_VRM_STEPDELAY</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <!-- <<<<<<< PROC_CHIP POSSIBLE -->
    <description>
      Step delay (binary in microseconds) after a voltage change

      Consumer: p9_pstate_parameter_block ->
                        Pstate Parameter Block (PSPB) for PGPE

      Provided by the Machine Readable Workbook after system characterization.
    </description>
    <valueType>uint32</valueType>
    <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_EXTERNAL_VRM_TRANSITION_START_NS</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
    Delay (binary in nanoseconds) from the time the VRM receives the write
    voltage command until the voltage actually moves.   This value is used for
    both increasing and decreasing transitions as part of the overall voltage
    transition time calculation.
    Firmware provides a default value of 8000ns (eg 8us)) if this attribute is
    zero.  Note: the smallest possible delay is limited to 1ns.

    Consumer: p9_pstate_parameter_block ->
                        Pstate Parameter Block (PSPB) for PGPE

      Provided by the Machine Readable Workbook after system characterization.
    </description>
    <valueType>uint32</valueType>
    <initToZero/>
    <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_EXTERNAL_VRM_TRANSITION_RATE_INC_UV_PER_US</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
    Transition rate (binary in microVolts per microsecond) of the VRM for an
    increasing voltage transition.   This is used as part of the overall voltage
    transition time calculation
    Firmware provides a default value of 10000 uV/us (eg 10mV/us) if this
    attribute is zero.  Note: the fastest possible rate is limited to 1uV/us.

    Consumer: p9_pstate_parameter_block ->
                        Pstate Parameter Block (PSPB) for PGPE

      Provided by the Machine Readable Workbook after system characterization.
    </description>
    <valueType>uint32</valueType>
    <initToZero/>
    <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_EXTERNAL_VRM_TRANSITION_RATE_DEC_UV_PER_US</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
    Transition rate (binary in microVolts per microsecond) of the VRM for an
    decreasing voltage transition.   This is used as part of the overall voltage
    transition time calculation
    Firmware provides a default value of 10000 uV/us (eg 10mV/us) if this
    attribute is zero. Note: the fastest possible rate is limited to 1uV/us.

    Consumer: p9_pstate_parameter_block ->
                        Pstate Parameter Block (PSPB) for PGPE

      Provided by the Machine Readable Workbook after system characterization.
    </description>
    <valueType>uint32</valueType>
    <initToZero/>
    <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_EXTERNAL_VRM_TRANSITION_STABILIZATION_TIME_NS</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
    Time (binary in nanoseconds) to allow the voltage rail to stabilize before
    considering the transition to be fully complete.  This value is used for
    both increasing and decreasing transitions as part of the overall voltage
    transition time calculation.
    Firmware provides a default value of 5000ns (5us) if this attribute is zero.
    Note: the smallest delay is limited to 1ns.

    Consumer: p9_pstate_parameter_block ->
                        Pstate Parameter Block (PSPB) for PGPE

      Provided by the Machine Readable Workbook after system characterization.
    </description>
    <valueType>uint32</valueType>
    <initToZero/>
    <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_SAFE_MODE_NOVDM_UPLIFT_MV</id>

    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Safe mode voltage in mv
      Consumer: p9_setup_evid.C

      Overridden by p9_pstate_parameter_block

    </description>
    <valueType>uint32</valueType>
    <platInit/>
    <initToZero/>
    <writeable/>
  </attribute>


  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_SAFE_MODE_VOLTAGE_MV</id>

    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Safe mode voltage in mv
      Consumer: p9_setup_evid.C

      Overridden by p9_pstate_parameter_block

    </description>
    <valueType>uint32</valueType>
    <platInit/>
    <initToZero/>
    <writeable/>
  </attribute>

  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_SAFE_MODE_FREQUENCY_MHZ</id>

    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Safe mode frequency in MHZ
      Consumer: p9_setup_evid.C

      Overridden by p9_pstate_parameter_block

    </description>
    <valueType>uint32</valueType>
    <platInit/>
    <initToZero/>
    <writeable/>
  </attribute>
  <!-- ********************************************************************* -->

  <attribute>
    <id>ATTR_AVSBUS_FREQUENCY</id>

    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <!-- <<<<<<< PROC_CHIP POSSIBLE -->
    <description>
      AVSBus Clock Frequency (binary in KHz)

      Consumer: p9_ocb_init.C

      Overridden by the Machine Readable Workbook.

      If default of 0 is read, HWP will set AVSBus frequency to 1MHz.
    </description>
    <valueType>uint32</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_VDD_AVSBUS_BUSNUM</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Defines the AVSBus (0 or 1) which has the core VDD rail VRM

      Producer:  Machine Readable Workbook
      Consumers: p9_set_evid;
                 p9_set_voltage (tool);
                 p9_build_pstate_datablock ->
                        Pstate Parameter Block (PSPB) for PGPE

     *MOST* systems use Bus 0 for VDD.  If this is not the case, the value
     must be appropriately set by the platform (eg MRWB or equivalent
    </description>
    <valueType>uint8</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_VDN_AVSBUS_BUSNUM</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Defines the AVSBus (0 or 1) which has the chip VDN rail VRM

      Producer:  Machine Readable Workbook
      Consumers: p9_set_evid;
                 p9_set_voltage (tool);
                 p9_build_pstate_datablock ->
                        Pstate Parameter Block (PSPB) for PGPE

     *MOST* systems use Bus 1 for VDD.  If this is not the case, the value
     must be appropriately set by the platform (eg MRWB or equivalent)
    </description>
    <valueType>uint8</valueType>
    <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_VCS_AVSBUS_BUSNUM</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Defines the AVSBus (0 or 1) which has the chip VCS rail VRM

      Producer:  Machine Readable Workbook
      Consumers: p9_set_evid;
                 p9_set_voltage (tool);
                 p9_build_pstate_datablock ->
                        Pstate Parameter Block (PSPB) for PGPE

    For systems where VCS is not connected via AVSBus, set to 0xFF.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_VDD_AVSBUS_RAIL</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
     Defines the AVSBus rail selector number (0 - 15) for the VDD VRM on the bus
     defined by ATTR_AVSBUS_VDD_BUSNUM.

      Producer:  Machine Readable Workbook
      Consumers: p9_set_evid;
                 p9_set_voltage (tool);
                 p9_build_pstate_datablock ->
                        Pstate Parameter Block (PSPB) for PGPE

     *MOST* systems use Rail 0 for VDD for the bus on which they are connected.
     If this is not the case, the value must be appropriately set by the platform
     (eg MRWB or equivalent)
    </description>
    <valueType>uint8</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_VDN_AVSBUS_RAIL</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
     Defines the AVSBus rail selector number (0 - 15) for the VDN VRM on the bus
     defined by ATTR_AVSBUS_VDN_BUSNUM.

      Producer:  Machine Readable Workbook
      Consumers:
      p9_set_avsbus_voltage (tool);
                 p9_build_pstate_datablock ->
                        Pstate Parameter Block (PSPB) for PGPE

     *MOST* systems use Rail 0 for VDN for the bus on which they are connected.
     If this is not the case, the value must be appropriately set by the platform
     (eg MRWB or equivalent)
    </description>
    <valueType>uint8</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
 <attribute>
   <id>ATTR_VCS_AVSBUS_RAIL</id>
   <targetType>TARGET_TYPE_PROC_CHIP</targetType>
   <description>
    Defines the AVSBus rail selector number (0 - 15) for the VCS VRM on the bus
    defined by ATTR_AVSBUS_VCS_BUSNUM.

     Producer:  Machine Readable Workbook
     Consumers:
     p9_set_avsbus_voltage (tool);
            p9_build_pstate_datablock ->
               Pstate Parameter Block (PSPB) for PGPE

   </description>
   <valueType>uint8</valueType>
   <platInit/>
    <initToZero/>  <!-- This here strictly to allocate the attribute in Cronus -->
 </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_VCS_I2C_BUSNUM</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Defines the I2C bus number (0 - 15) that has the VCS VRM.

      Producer:  Machine Readable Workbook
      Consumers: p9_set_evid;
                 p9_set_voltage (tool)
    </description>
    <valueType>uint8</valueType>
    <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_VCS_I2C_RAIL</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Defines the I2C rail selector number (0 - 15) for the VCS VRM on the
      bus defined by ATTR_VCS_I2C_BUSNUM.

      Producer:  Machine Readable Workbook
      Consumers: p9_set_evid;
                 p9_set_voltage (tool)
    </description>
    <valueType>uint8</valueType>
    <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_VDD_BOOT_VOLTAGE</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Voltage (binary in 1mV units) to apply to the VDD VRM for booting.  Value
      chosen is system dependent and is a combination of the part's Vital Product
      Data (VPD) (typically the PowerSave value) and the minimum allowed for
      correct operation of the fabric bus.

      Producer: p9_setup_evid (first pass)

      Consumer: p9_setup_evid (second pass)
    </description>
    <valueType>uint32</valueType>
    <writeable/>
  </attribute>
    <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_VDN_BOOT_VOLTAGE</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Voltage (binary in 1mV units) to apply to the VDN VRM for booting.  Value
      chosen is system dependent and is a combination of the part's Vital Product
      Data (VPD) (typically the PowerSave value) and the minimum allowed for
      correct operation of the fabric bus.

      Producer: p9_setup_evid (first pass)

      Consumer: p9_setup_evid (second pass)
    </description>
    <valueType>uint32</valueType>
    <writeable/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_VCS_BOOT_VOLTAGE</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Voltage (binary in 1mV units) to apply to the VCS VRM for booting.  Value
      chosen is system dependent and is a combination of the part's Vital Product
      Data (VPD) (typically the PowerSave value) and the minimum allowed for
      correct operation of the fabric bus.

      Producer: p9_setup_evid (first pass)

      Consumer: p9_setup_evid (second pass)
    </description>
    <valueType>uint32</valueType>
    <writeable/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_SPIPSS_FREQUENCY</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
      SPIPSS Clock Frequency (binary in KHz)

      Valid range: 500KHz to 2500KHz

      Consumer: p9_pss_init

      Overridden by the Machine Readable Workbook.

      If default of 0 is read, HWP will set SPIPSS frequency to 10MHz.
    </description>
    <valueType>uint32</valueType>
    <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PM_APSS_CHIP_SELECT</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Defines which of the PSS chip selects (0 or 1) that the APSS is connected

      Provided by the Machine Readable Workbook.
      Consumer: p9_pm_pss_init
    </description>
    <valueType>uint8</valueType>
    <enum>NONE = 0xFF, CS0 = 0x00, CS1 = 0x01</enum>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PROC_R_LOADLINE_VDD_UOHM</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Impedance (binary microOhms) of the load line from a processor VDD VRM to the
      Processor Module pins.  This value is applied to each processor instance.

      Producer: Machine Readable Workbook (per the power subsystem design)

      Consumers: p9_pstate_parameter_block
    </description>
    <valueType>uint32</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PROC_R_DISTLOSS_VDD_UOHM</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Impedance (binary in microOhms) of the VDD distribution loss sense point
      to the circuit. This value is applied to each processor instance.

      Producer: Machine Readable Workbook (per the power subsystem design)

      Consumers: p9_pstate_parameter_block
    </description>
    <valueType>uint32</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PROC_VRM_VOFFSET_VDD_UV</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Offset voltage (binary in microvolts) to apply to the VDD VRM distribution
      to the processor module.  This value is applied to each processor instance.

      Note:  no loadline may be present in the system; thus, a value of 0 is
      legal.

      Producer: Machine Readable Workbook (per the power subsystem design)

      Consumers: p9_pstate_parameter_block
    </description>
    <valueType>uint32</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PROC_R_LOADLINE_VDN_UOHM</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Impedance (binary microOhms) of the load line from a processor VDN VRM to
      the Processor Module pins.  This value is applied to each processor
      instance.

      Note:  no loadline may be present in the system; thus, a value of 0 is
      legal.

      Producer: Machine Readable Workbook (per the power subsystem design)

      Consumers: p9_pstate_parameter_block
    </description>
    <valueType>uint32</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PROC_R_DISTLOSS_VDN_UOHM</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Impedance (binary in microOhms) of the VDN distribution loss sense point
      to the circuit. This value is applied to each processor instance.

      Producer: Machine Readable Workbook (per the power subsystem design)

      Consumers: p9_pstate_parameter_block
    </description>
    <valueType>uint32</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PROC_VRM_VOFFSET_VDN_UV</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Offset voltage (binary in microvolts) to apply to the VDN VRM distribution
      to the processor module.  This value is applied to each processor instance.

      Producer: Machine Readable Workbook (per the power subsystem design)

      Consumers: p9_pstate_parameter_block
    </description>
    <valueType>uint32</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PROC_R_LOADLINE_VCS_UOHM</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Impedance (binary microOhms) of the load line from a processor VCS VRM to
      the Processor Module pins.  This value is applied to each processor
      instance.

      Note:  no loadline may be present in the system; thus, a value of 0 is
      legal.

      Producer: Machine Readable Workbook (per the power subsystem design)

      Consumers: p9_pstate_parameter_block
    </description>
    <valueType>uint32</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PROC_R_DISTLOSS_VCS_UOHM</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Impedance (binary in microOhms) of the VCS distribution loss sense point
      to the circuit. This value is applied to each processor instance.

      Producer:  Machine Readable Workbook (via the power subsystem design per
      system)

      Consumer: p9_pstate_parameter_block
    </description>
    <valueType>uint32</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PROC_VRM_VOFFSET_VCS_UV</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Offset voltage (binary in microvolts) to apply to the VCS VRM distribution
      to the processor module.  This value is applied to each processor instance.

      Producer:  Machine Readable Workbook (via the power subsystem design per
      system)

      Consumer: FSP
    </description>
    <valueType>uint32</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_FREQ_BIAS_ULTRATURBO</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
     UltraTurbo Frequency Bias - % of bias (signed twos complement in 0.5
     percent steps) used in calculating the frequency associated with a Pstate
     - both Global and Local.

     Producer:  Attribute Overrides by Lab/Mfg Characterization Team

     Consumer: p9_pstate_parameter_block
    </description>
    <valueType>int8</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_FREQ_BIAS_TURBO</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
     Turbo Frequency Bias - % of bias (signed twos complement in 0.5 percent
     steps) used in calculating the frequency associated with a Pstate - both
     Global and Local.

     Producer:  Attribute Overrides by Lab/Mfg Characterization Team

     Consumer: p9_pstate_parameter_block
    </description>
    <valueType>int8</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_FREQ_BIAS_NOMINAL</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
     Nominal Frequency Bias - % of bias (signed twos complement in 0.5 percent
     steps) used in calculating the frequency associated with a Pstate - both
     Global and Local.

     Producer:  Attribute Overrides by Lab/Mfg Characterization Team

     Consumer: p9_pstate_parameter_block
    </description>
    <valueType>int8</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_FREQ_BIAS_POWERSAVE</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
     PowerSave Frequency Bias - % of bias (signed twos complement in 0.5 percent
     steps) used in calculating the frequency associated with a Pstate - both
     Global and Local.

     Producer:  Attribute Overrides by Lab/Mfg Characterization Team

     Consumer: p9_pstate_parameter_block
    </description>
    <valueType>int8</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_VOLTAGE_EXT_VDD_BIAS_ULTRATURBO</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
     UltraTurbo VDD Voltage Bias - % of bias (signed twos complement in 0.5
     percent steps) that is applied to the UltraTurbo VPD point used in
     calculating the Global Pstate values.

     Producer:  Attribute Overrides by Lab/Mfg Characterization Team

     Consumer: p9_pstate_parameter_block
    </description>
    <valueType>int8</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_VOLTAGE_EXT_VDD_BIAS_TURBO</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
     Turbo VDD Voltage Bias - % of bias (signed twos complement in 0.5 percent
     steps) that is applied to the UltraTurbo VPD point used in calculating the
     Global Pstate values.

     Producer:  Attribute Overrides by Lab/Mfg Characterization Team

     Consumer: p9_pstate_parameter_block
    </description>
    <valueType>int8</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_VOLTAGE_EXT_VDD_BIAS_NOMINAL</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
     Nominal VDD Voltage Bias - % of bias (signed twos complement in 0.5 percent
     steps) that is applied to the UltraTurbo VPD point used in calculating the
     Global Pstate values.

     Producer:  Attribute Overrides by Lab/Mfg Characterization Team

     Consumer: p9_pstate_parameter_block
    </description>
    <valueType>int8</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
    <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_VOLTAGE_EXT_VDD_BIAS_POWERSAVE</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
     PowerSave VDD Voltage Bias - % of bias (signed twos complement in 0.5
     percent steps) that is applied to the UltraTurbo VPD point used in
     calculating the Global Pstate values.

     Producer:  Attribute Overrides by Lab/Mfg Characterization Team

     Consumer: p9_pstate_parameter_block

    </description>
    <valueType>int8</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_VOLTAGE_EXT_VCS_BIAS</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
     VCS Voltage Bias - % of bias (signed twos complement in 0.5 percent
     steps) that is applied to the VCS value stored in the UltraTurbo VPD
     point for setting the VCS rail.

     Producer:  Attribute Overrides by Lab/Mfg Characterization Team

     Consumer: p9_pstate_parameter_block

     Platform default:  0
    </description>
    <valueType>int8</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_VOLTAGE_EXT_VDN_BIAS</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
     VDN Voltage Bias - % of bias (signed twos complement in 0.5 percent
     steps) that is applied to the VDN value stored in the VPD for setting the
     VDN rail.

     Producer:  Attribute Overrides by Lab/Mfg Characterization Team

     Consumer: p9_pstate_parameter_block

     Platform default:  0
    </description>
    <valueType>int8</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_VOLTAGE_INT_VDD_BIAS_ULTRATURBO</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
     TODO (RTC 136996) NEED TO LOOK AT PERCENTAGE IMPLEMENTATION IN CME CODE AS
     WELL AS THE IVRM VOLTAGE CALCULATION PROCESS
     UltraTurbo Internal VDD Voltage Bias - % of bias (signed twos complement in
     0.5 percent steps) that is applied to the voltage computed (Vout) as part
     of the Local Pstate.  Note: the Vin Effective that models the Vin to the
     PFETs (i.e  accounting for system parameter losses) may include biassing
     based on ATTR_VOLTAGE_VDD_BIAS_ULTRATURBO.

     Producer:  Attribute Overrides by Lab/Mfg Characterization Team

     Consumer: p9_pstate_parameter_block

     Platform default:  0
    </description>
    <valueType>int8</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
    <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_VOLTAGE_INT_VDD_BIAS_TURBO</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
     TODO (RTC 136996) NEED TO LOOK AT PERCENTAGE IMPLEMENTATION IN CME CODE AS
     WELL AS THE IVRM VOLTAGE CALCULATION PROCESS
     TURBO Internal VDD Voltage Bias - % of bias (signed twos complement in 0.5
     percent steps) that is applied to the voltage computed (Vout) as part of
     the Local Pstate.  Note: the Vin Effective that models the Vin to the PFETs
     (i.e  accounting for system parameter losses) may include biassing based on
     ATTR_VOLTAGE_VDD_BIAS_TURBO.

     Producer:  Attribute Overrides by Lab/Mfg Characterization Team

     Consumer: p9_pstate_parameter_block

     Platform default:  0
    </description>
    <valueType>int8</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_VOLTAGE_INT_VDD_BIAS_NOMINAL</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
     TODO (RTC 136996) NEED TO LOOK AT PERCENTAGE IMPLEMENTATION IN CME CODE AS
     WELL AS THE IVRM VOLTAGE CALCULATION PROCESS
     Nominal Internal VDD Voltage Bias - % of bias (signed twos complement in
     0.5 percent steps) that is applied to the voltage computed (Vout) as part
     of the Local Pstate.  Note: the Vin Effective that models the Vin to the
     PFETs (i.e  accounting for system parameter losses) may include biassing
     based on ATTR_VOLTAGE_VDD_BIAS_NOMINAL.

     Producer:  Attribute Overrides by Lab/Mfg Characterization Team

     Consumer: p9_pstate_parameter_block

     Platform default:  0
    </description>
    <valueType>int8</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
    <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_VOLTAGE_INT_VDD_BIAS_POWERSAVE</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
     TODO (RTC 136996) NEED TO LOOK AT PERCENTAGE IMPLEMENTATION IN CME CODE AS
     WELL AS THE IVRM VOLTAGE CALCULATION PROCESS
     PowerSave Internal VDD Voltage Bias - % of bias (signed twos complement in
     0.5 percent steps) that is applied to the voltage computed (Vout) as part of
     the Local Pstate.  Note: the Vin Effective that models the Vin to the PFETs
     (i.e  accounting for system parameter losses) may include biassing based on
     ATTR_VOLTAGE_VDD_BIAS_POWERSAVE.

     Producer:  Attribute Overrides by Lab/Mfg Characterization Team

     Consumer: p9_pstate_parameter_block

     Platform default:  0
    </description>
    <valueType>int8</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_STOP4_DISABLE</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>Control CME response to execution of PowerPC STOP instruction

    if OFF, treat STOP4 as STOP4
    if ON, treat STOP4 as STOP2

    Producer: Work-around tools

    Consumer:  p9_hcode_image_build.C

    Platform default:  OFF
    </description>
    <valueType>uint8</valueType>
    <enum>OFF=0, ON=1</enum>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_STOP5_DISABLE</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description> Control CME response to execution of PowerPC STOP instruction
    if OFF, treat STOP5 as STOP5
    if ON,  treat STOP5 as STOP4

    Producer: ???

    Consumer:  p9_hcode_image_build.C

    Platform default: ON
    </description>
    <valueType>uint8</valueType>
    <enum>OFF=0, ON=1</enum>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_STOP8_DISABLE</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>Control CME response to execution of PowerPC STOP instruction

    if OFF, treat STOP8 as STOP8
    if ON, treat STOP8 as STOP4

    Producer: Work-around tools

    Consumer:  p9_hcode_image_build.C

    Platform default:  OFF
    </description>
    <valueType>uint8</valueType>
    <enum>OFF=0, ON=1</enum>
    <platInit/>
    <initToZero/>
  </attribute>
    <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_STOP11_DISABLE</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>Control CME response to execution of PowerPC STOP instruction

    if OFF, treat STOP11 as STOP11
    if ON, treat STOP11 as STOP8

    Producer: Work-around tools

    Consumer:  p9_hcode_image_build.C

    Platform default:  OFF
    </description>
    <valueType>uint8</valueType>
    <enum>OFF=0, ON=1</enum>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_SYSTEM_CORE_PERIODIC_QUIESCE_DISABLE</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>Disable the Core Periodic Quiesce Hang Buster function

    Producer: Lab tools

    Consumer: p9_hcode_image_build.C -> SGPE Hcode -> CME Hcode

    Platform default:  OFF
    </description>
    <valueType>uint8</valueType>
    <enum>OFF=0, ON=1</enum>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_SYSTEM_WOF_DISABLE</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>Disables Work Load Optimized Frequency (WOF) algorithms to
    modify frequency based on active core count and other inputs.

    OFF:            Will enable WOF given all validity check pass.  If
                    validity checks fail, WOF will be disabled for the
                    present IPL.
    ON:             Will disable WOF
    OFF_SKIP_DD:    Same as OFF but skips any validity checking of the chip
                    design level (lab use only).

    Producer: Override

    Consumers: p9_build_pstate_datablock ->
                      Pstate Parameter Block (PSPB) for PGPE/OCC

    </description>
    <valueType>uint8</valueType>
    <enum>OFF=0, ON=1, OFF_SKIP_DD=2</enum>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_SYSTEM_IVRM_DISABLE</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>Disables IVRM enablement in the system

    Producer: Override

    Consumers: p9_build_pstate_datablock ->
                      Pstate Parameter Block (PSPB) for PGPE/OCC
                      CME Quad Pstate Region (CQPR) for CM Quad Manager

    </description>
    <valueType>uint8</valueType>
    <enum>OFF=0, ON=1</enum>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_WOF_ENABLE_FRATIO</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
    If wof_enabled, defines the Frequency Ratio calculation performed.
    (THIS IS NOT SUPPORTED IN P9 GA1!).
    </description>
    <valueType>uint8</valueType>
    <enum>FIXED=0, STEPPED=1</enum>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_WOF_ENABLE_VRATIO</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
    If wof_enabled, defines the Voltage Ratio calculation performed.
    THIS IS NOT SUPPORTED AT PRESENT. GA1 SUPPORT IS TBD).
    </description>
    <valueType>uint8</valueType>
    <enum>FIXED=0, STEPPED=1</enum>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_WOF_VRATIO_SELECT</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
    If wof_enabled AND ATTR_WOF_ENABLE_VRATIO = CALCULATED, this attribute
    selects the Vratio calculation type.
    ACTIVE_CORES: Vratio is the number of active cores to the
    number of good cores
    FULL: Vratio is Vaverage to Vclip(Fclip) where Vclip(Fclip) is
    the normal interpolated regulator voltage (including load line uplife @ RDP
    current) derated with presently measured Idd current (from the AVSBus) and
    the loadline.

    </description>
    <valueType>uint8</valueType>
    <enum>ACTIVE_CORES=0, FULL=1</enum>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PBAX_GROUPID</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Receive PBAX Groupid. Value that indicates this PBA's PBAX Group affinity.
      This is matched to pbax_groupid of the PMISC Address phase.

      Provided by the Machine Readable Workbook.

      Platform default:  Nimbus systems = 0
    </description>
    <valueType>uint8</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PBAX_CHIPID</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
      Receive PBAX Chipid. Value that indicates this PBA's PBAX Chipid within
      the PBAX node.  Is matched to pbax_chipid of the Address phase if
      pbax_type=unicast.

      Provided by the Machine Readable Workbook.

      Platform default:  Nimbus systems - set so value in ATTR_FABRIC_GROUP_ID
    </description>
    <valueType>uint8</valueType>
    <platInit/>
    <initToZero/>  <!-- This here strictly to allocate the attribute in Cronus -->
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PBAX_BRDCST_ID_VECTOR</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
    Receive PBAX Broadcast Group. Vector that is indexed when decoded PMISC
    pbax_type=broadcast with the decoded PMISC pbax_chipid value.  If the
    bit in this vector at the decoded bit location is a 1, then this receive
    engine will participate in the broadcast operation.

    Override attribute.  Platform value of 0 indiates the OCC firmware will
    perform this function.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
     <id>ATTR_POUNDV_BUCKET_NUM_OVERRIDE</id>
    <targetType>TARGET_TYPE_EQ</targetType>
    <description>
        1 if override of poundv bucket num is available.
        0 if override is unavailable.
    </description>
    <initToZero/>
    <valueType>uint8</valueType>
    <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_POUNDV_BUCKET_NUM</id>
      <targetType>TARGET_TYPE_EQ</targetType>
      <description>
          Attribute in place to allow override of which POUNDV
          bucket to use to set power management data.
          1 = Bucket A
          2 = Bucket B
          3 = Bucket C
          4 = Bucket D
          5 = Bucket E
          6 = Bucket F
      </description>
      <initToZero/>
      <valueType>uint8</valueType>
      <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_POUNDV_BUCKET_DATA</id>
      <targetType>TARGET_TYPE_EQ</targetType>
      <description>
      Power Management data for Quad targets. Stored as an array of bytes.
      The data is read directly from VPD and stored in this attribute without
      being altered.

      NOTE: you may need to handle correcting endiannessif you are using this
      attribute.
      </description>
      <valueType>uint8</valueType>
      <initToZero/>
      <array>61</array>
      <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_POUNDW_BUCKET_DATA</id>
      <targetType>TARGET_TYPE_EQ</targetType>
      <description>
      Power Management data for Quad targets. Stored as an array of bytes.
      The data is read directly from VPD and stored in this attribute without
      being altered.

      NOTE: you may need to handle correcting endianness if you are using this
      attribute.
      </description>
      <valueType>uint8</valueType>
      <initToZero/>
      <array>61</array>
      <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_WOF_TABLE_DATA</id>
      <targetType>TARGET_TYPE_SYSTEM</targetType>
      <description>
       WOF data from PNOR which contains WOF header data + VFRT data (vfrt header +
       data for 8 Vdn, 21Vdd and 6 Quads)
       Consumed by p9_pstate_parameter_block procedure
      </description>
      <valueType>uint8</valueType>
      <initToZero/>
      <array>131072</array>
      <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_DUMP_STOP_INFO_SUPPRESS_ERROR_TRACE</id>
      <targetType>TARGET_TYPE_PROC_CHIP</targetType>
      <description>
          if set to 1, FAPI_ERR records are suppressed from being produced by
          p9_dump_stop_info.
      </description>
      <valueType>uint8</valueType>
      <initToZero/>
      <platInit/>
  </attribute>
   <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_DUMP_STOP_INFO_ENABLE_ERRORLOG</id>
      <targetType>TARGET_TYPE_PROC_CHIP</targetType>
      <description>
          if set to 1, p9_dump_stop_info output will be written to error logs
      </description>
      <valueType>uint8</valueType>
      <initToZero/>
      <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_SYSTEM_VDM_DISABLE</id>
      <targetType>TARGET_TYPE_SYSTEM</targetType>
      <description>
      Disables the enablement of Voltage Droop Monitors (VDM) in the system.

      Producer:  Override

      Consumers:
        p9_pstate_parameter_block to clear flag for CME QuadManager Hcode
            reaction
      </description>
      <valueType>uint8</valueType>
      <enum>OFF = 0x00, ON = 0x01</enum>
      <initToZero/>
      <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_VDM_DROOP_SMALL_OVERRIDE</id>
      <targetType>TARGET_TYPE_SYSTEM</targetType>
      <description>
      Voltage Droop Monitor (VDM) Small Threshold Select Value per VPD point
      The enum indicates a negative value below the VDM setting that will
      trigger a small droop event.

      Array of 5 entries:
        0 = PowerSave, 1 = Nominal; 2 = Turbo; 3 = UltraTurbo; 4 = Enable

      If index 4 is non-zero, the other entries are considered valid.

      Producer: Override
      </description>
      <valueType>uint8</valueType>
      <enum>
          OFF  = 0x00,
          8mV  = 0x01,
          16mV = 0x02,
          24mV = 0x03,
          32mV = 0x04,
          40mV = 0x05,
          48mV = 0x06,
          56mV = 0x07,
          64mV = 0x08,
          72mV = 0x09,
          80mV = 0x0A,
          88mV = 0x0B,
          92mV = 0x0C,
          96mV = 0x0D
      </enum>
      <array>5</array>
      <initToZero/>
      <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_VDM_DROOP_LARGE_OVERRIDE</id>
      <targetType>TARGET_TYPE_SYSTEM</targetType>
      <description>
      Voltage Droop Monitor (VDM) Large Threshold Select Value per VPD point
      The enum indicates a negative value below the VDM setting that will
      trigger a large droop event.

      Array of 5 entries:
        0 = PowerSave, 1 = Nominal; 2 = Turbo; 3 = UltraTurbo; 4 = Enable

      If index 4 is non-zero, the other entries are considered valid.

      Producer: Override
      </description>
      <valueType>uint8</valueType>
      <enum>
          OFF  = 0x00,
          8mV  = 0x01,
          16mV = 0x02,
          24mV = 0x03,
          32mV = 0x04,
          40mV = 0x05,
          48mV = 0x06,
          56mV = 0x07,
          64mV = 0x08,
          72mV = 0x09,
          80mV = 0x0A,
          88mV = 0x0B,
          92mV = 0x0C,
          96mV = 0x0D
      </enum>
      <array>5</array>
      <initToZero/>
      <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_VDM_DROOP_EXTREME_OVERRIDE</id>
      <targetType>TARGET_TYPE_SYSTEM</targetType>
      <description>
      Voltage Droop Monitor (VDM) Extreme Threshold Select Value per VPD point.
      The enum indicates a negative value below the VDM setting that will
      trigger an extreme droop event.

      Array of 5 entries:
        0 = PowerSave, 1 = Nominal; 2 = Turbo; 3 = UltraTurbo; 4 = Enable

      If index 4 is non-zero, the other entries are considered valid.

      Producer: Override
      </description>
      <valueType>uint8</valueType>
      <enum>
          OFF  = 0x00,
          8mV  = 0x01,
          16mV = 0x02,
          24mV = 0x03,
          32mV = 0x04,
          40mV = 0x05,
          48mV = 0x06,
          56mV = 0x07,
          64mV = 0x08,
          72mV = 0x09,
          80mV = 0x0A,
          88mV = 0x0B,
          92mV = 0x0C,
          96mV = 0x0D
      </enum>
      <array>5</array>
      <initToZero/>
      <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_VDM_OVERVOLT_OVERRIDE</id>
      <targetType>TARGET_TYPE_SYSTEM</targetType>
      <description>
      Voltage Droop Monitor (VDM) OverVoltage Threshold Select Value per VPD
      point. The enum indicates a positive value above the VDM setting that will
      indicate an overvolt droop condition.

      Array of 5 entries:
        0 = PowerSave, 1 = Nominal; 2 = Turbo; 3 = UltraTurbo; 4 = Enable

      If index 4 is non-zero, the other entries are considered valid.

      Producer: Override
      </description>
      <valueType>uint8</valueType>
      <enum>
          FORCE = 0x00,
          8mV   = 0x01,
          16mV  = 0x02,
          24mV  = 0x03,
          32mV  = 0x04,
          40mV  = 0x05,
          48mV  = 0x06,
          56mV  = 0x07,
          64mV  = 0x08
      </enum>
      <array>5</array>
      <initToZero/>
      <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_VDM_SMALL_FREQ_DROP_N_S_OVERRIDE</id>
      <targetType>TARGET_TYPE_SYSTEM</targetType>
      <description>
      DPLL response override of the respective #W VPD content for a Voltage Droop
      Monitor (VDM) Small Frequency Drop (eg Normal to Small). Values are in
      1/32ths with legal values being of N being less than or equal to 8.

      Array of 5 entries:
        0 = PowerSave, 1 = Nominal; 2 = Turbo; 3 = UltraTurbo; 4 = Enable

      If index 4 is non-zero, the other entries are considered valid.

      Producer: Override
      </description>
      <valueType>uint8</valueType>
      <array>5</array>
      <initToZero/>
      <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_VDM_LARGE_FREQ_DROP_N_L_OVERRIDE</id>
      <targetType>TARGET_TYPE_SYSTEM</targetType>
      <description>
      DPLL response override of the respective #W VPD content for a Voltage Droop
      Monitor (VDM) Large Frequency Drop (eg Normal to Large). Values are in
      1/32ths with legal values being of N being less than or equal to 8.

      Array of 5 entries:
        0 = PowerSave, 1 = Nominal; 2 = Turbo; 3 = UltraTurbo; 4 = Enable

      If index 4 is non-zero, the other entries are considered valid.

      Producer: Override
      </description>
      <valueType>uint8</valueType>
      <array>5</array>
      <initToZero/>
      <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_VDM_FREQ_RETURN_L_S_OVERRIDE</id>
      <targetType>TARGET_TYPE_SYSTEM</targetType>
      <description>
      DPLL response override of the respective #W VPD content for returning
      from a Large Frequency Droop value to the Small value. Values are in
      1/32ths with legal values being of N being less than or equal to 8.

      Array of 5 entries:
        0 = PowerSave, 1 = Nominal; 2 = Turbo; 3 = UltraTurbo; 4 = Enable

      If index 4 is non-zero, the other entries are considered valid.

      Producer: Override
      </description>
      <valueType>uint8</valueType>
      <array>5</array>
      <initToZero/>
      <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_VDM_FREQ_RETURN_S_N_OVERRIDE</id>
      <targetType>TARGET_TYPE_SYSTEM</targetType>
      <description>
      DPLL response override of the respective #W VPD content for returning
      from a Small Frequency Droop value to the Normal value. Values are in
      1/32ths with legal values being of N being less than or equal to 8.

      Array of 5 entries:
        0 = PowerSave, 1 = Nominal; 2 = Turbo; 3 = UltraTurbo; 4 = Enable

      If index 4 is non-zero, the other entries are considered valid.

      Producer: Override
      </description>
      <valueType>uint8</valueType>
      <array>5</array>
      <initToZero/>
      <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_VDM_EXTREME_THOTTLE_ENABLE</id>
      <targetType>TARGET_TYPE_SYSTEM</targetType>
      <description>
      Controls the enablement of Voltage Droop Monitors (VDM) to throttle
      the core upon an extreme droop event.

      Producer:  Machine Readable Workbook

      Consumers:
        p9_hcode_image_build to set flag for CME QuadManager Hcode
            reaction
      </description>
      <valueType>uint8</valueType>
      <enum>OFF = 0x00, ON = 0x01</enum>
      <initToZero/>
      <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_VDM_FMAX_OVERRIDE_KHZ</id>
      <targetType>TARGET_TYPE_SYSTEM</targetType>
      <description>

      Producer: Override
      </description>
      <valueType>uint16</valueType>
      <array>5</array>
      <initToZero/>
      <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_VDM_FMIN_OVERRIDE_KHZ</id>
      <targetType>TARGET_TYPE_SYSTEM</targetType>
      <description>


      Producer: Override
      </description>
      <valueType>uint16</valueType>
      <array>5</array>
      <initToZero/>
      <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_VDM_VID_COMPARE_OVERRIDE_MV</id>
      <targetType>TARGET_TYPE_SYSTEM</targetType>
      <description>
      Voltage Droop Monitor (VDM) Voltage Compare Voltage to expect when no
      droop is present (binary in mV).  A default value of 0 indicates no
      override

      Array of 5 entries:
        0 = PowerSave, 1 = Nominal; 2 = Turbo; 3 = UltraTurbo; 4 = Enable

      Producer: Override
      </description>
      <valueType>uint8</valueType>
      <array>5</array>
      <initToZero/>
      <platInit/>
      <!-- RTC 173957 Reduce to 4 entry array.  Remove Enable -->
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_VDM_VID_COMPARE_BIAS_0P5PCT</id>
      <targetType>TARGET_TYPE_PROC_CHIP</targetType>
      <description>
      VDM Voltage Compare Bias - % of bias (signed twos complement in
      0.5 percent steps) that is applied to the #W VDM VID Compare before
      placement in the respective Pstate Paramter Blocks that will be consumed
      by Hcode.

      Array of 4 entries:
        0 = PowerSave, 1 = Nominal; 2 = Turbo; 3 = UltraTurbo

      Producer: Override
      </description>
      <valueType>int8</valueType>
      <array>4</array>
      <initToZero/>
      <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_DPLL_VDM_RESPONSE</id>
      <targetType>TARGET_TYPE_SYSTEM</targetType>
      <description>
      Indicates the response of the DPLL frequency upon VDM events if
      ATTR_SYSTEM_VDM_DISABLE is not ON.

         NONE                   -> DPLL Mode 2
         DROOP_PROTECT          -> DPLL Mode 3
         DROOP_PROTECT_OVERVOLT -> DPLL Mode 3.5
         DYNAMIC                -> DPLL Mode 4
         DYNAMIC_PROTECT        -> DPLL Mode 5

      Producer: MRWB.
      </description>
      <valueType>uint8</valueType>
      <enum>
          DROOP_PROTECT = 0x00,
          DROOP_PROTECT_OVERVOLT = 0x01,
          DYNAMIC = 0x02,
          DYNAMIC_PROTECT = 0x03,
          NONE = 0x04
      </enum>
      <initToZero/>
      <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_IVRM_DEADZONE_MV</id>
      <targetType>TARGET_TYPE_SYSTEM</targetType>
      <description>
      Override value for the value of the deadzone where the iVRM cannot regulate
      (binary in millivolts).

      The deadzone is the difference between the voltage from the external VRM
      after load line and other losses are removed and the request regulation
      voltage.  If this difference is smaller than the value of this attribute,
      the iVRM is forced in to bypass to use the external voltage.

      Producer: Override

      Consumer: p9_pstate_parameter_block ->
                    CME pstate parameter block
                    PGPE pstate parameter block

      Handling: p9_pstate_parameter_block reads this attribute. If zero, the
      value of 50 (0x32) is used. If non-zero, this value is used.

      </description>
      <valueType>uint8</valueType>
      <initToZero/>
      <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_IVRM_STRENGTH_LOOKUP</id>
      <targetType>TARGET_TYPE_SYSTEM</targetType>
      <description>
      Override Lookup table used to as part of determining the PFET width to use
      based on the voltage across the PFET header.

      Producer: Override

      Consumer: p9_pstate_parameter_block ->
                    CME pstate parameter block
                    PGPE pstate parameter block

      </description>
      <valueType>uint8</valueType>
      <array>64</array>
      <platInit/>
      <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_IVRM_VIN_MULTIPLIER</id>
      <targetType>TARGET_TYPE_SYSTEM</targetType>
      <description>Overide the hardcoded multiplier table used with the strength
      lookup to determine the IVRM PFET width.

      Producer: Override

      Consumer: p9_pstate_parameter_block ->
                    CME pstate parameter block
                    PGPE pstate parameter block
      </description>
      <valueType>uint8</valueType>
      <array>64</array>
      <initToZero/>
      <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_IVRM_VIN_MAX_MV</id>
      <targetType>TARGET_TYPE_SYSTEM</targetType>
      <description>Override voltage maximum that is used for the IVRM PFET width
      calculation.  Setting to 0 will use the default 1100mV.  Setting this to a
      non-zero value will cause this value to be used instead.

      Producer: Override

      Consumer: p9_pstate_parameter_block ->
                    CME pstate parameter block
                    PGPE pstate parameter block
      </description>
      <valueType>uint16</valueType>
      <platInit/>
      <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_IVRM_STEP_DELAY_NS</id>
      <targetType>TARGET_TYPE_SYSTEM</targetType>
      <description>Override time (in nanoseconds) to wait between IVRM steps that
      are part of a larger transition to the ultimate destination voltage.

      Producer: Override

      Consumer: p9_pstate_parameter_block ->
                    CME pstate parameter block
                    PGPE pstate parameter block
      </description>
      <valueType>uint16</valueType>
      <platInit/>
      <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_IVRM_STABILIZATION_DELAY_NS</id>
      <targetType>TARGET_TYPE_SYSTEM</targetType>
      <description>
      Override time (in nanoseconds) to wait after the iVRM indicates "done" in
      the event extra time is required.  A zero value will have the hardcoded
      default to be used.

      Producer: MRWB.

      Consumer: p9_pstate_parameter_block ->
                    CME pstate parameter block
                    PGPE pstate parameter block
      </description>
      <valueType>uint16</valueType>
      <platInit/>
      <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_TDP_RDP_CURRENT_FACTOR</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description> TODO RTC 157943 -- Placeholder description
    This overrides the RDP to TDP Scaling Factor IQ VPD field that is used for
    Workload Optimized Frequency (WOF) voltage uplifting.

    Consumers: p9_pstate_parameter_block

    </description>
    <valueType>uint32</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_SYSTEM_RESCLK_DISABLE</id>
      <targetType>TARGET_TYPE_SYSTEM</targetType>
      <description>
      Disables the enablement of resonant clocking in the system.

      Producer:  Override

      Consumers:
        p9_pstate_parameter_block to clear the flag for CME QuadManager Hcode
            reaction
      </description>
      <valueType>uint8</valueType>
      <enum>OFF = 0x00, ON = 0x01</enum>
      <initToZero/>
      <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_SYSTEM_RESCLK_STEP_DELAY</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
    Minimum delay (in nanoseconds) between clock grid management transition
    steps

    Producer: MRWB from clock team
    Consumers: p9_build_pstate_datablock ->
                      CME Quad Pstate Region (CQPR) for CM Quad Manager

    Platform default:   0
    </description>
    <valueType>uint16</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_SYSTEM_RESCLK_FREQ_REGIONS</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
    Frequency discontinuity region points that defines the lower edge of a
    Resonant Region and where F[i] LT F[i+1] and 0 LE i LE 7.
    This yields:
       ATTR_RESCLK_FREQ_REGIONS[0] LE Region 0 LT ATTR_RESCLK_FREQ_REGIONS[1]
       ATTR_RESCLK_FREQ_REGIONS[1] LE Region 1 LT ATTR_RESCLK_FREQ_REGIONS[2]
       ATTR_RESCLK_FREQ_REGIONS[2] LE Region 2 LT ATTR_RESCLK_FREQ_REGIONS[3]
       etc.

    Producer: MRWB from clock team

    Consumers: p9_pstate_parameter_block
    </description>
    <valueType>uint16</valueType>
    <array>8</array>
    <initToZero/>
    <writeable/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_SYSTEM_RESCLK_FREQ_REGION_INDEX</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
    Defines the index into ATTR_RESCLK_VALUE[] to use for the frequency region.

    The frequency associated with the region is defined by
    ATTR_RESCLK_FREQ_REGIONS[i] and ATTR_RESCLK_FREQ_REGIONS[i+1] for
    0 LE i LE 7.

    Producer: MRWB from clock team

    Consumers: p9_pstate_parameter_block
    </description>
    <valueType>uint8</valueType>
    <array>8</array>
    <initToZero/>
    <writeable/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_SYSTEM_RESCLK_VALUE</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
    Array of Clock strength values that will we written in QACCR by CME Hcode

    Producer: MRWB from clock team

    Consumers: p9_pstate_parameter_block
    </description>
    <valueType>uint16</valueType>
    <array>64</array>
    <initToZero/>
    <writeable/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_SYSTEM_RESCLK_L3_VALUE</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
    Array of L3 Clock strength values to be used going between "High and Normal
    Voltage" and "Low Voltage" mode.   Low Voltage mode is define by
    ATTR_RESCLK_L3_VOLTAGE_THRESHOLD_MV.

    Entry 0 = "High and Normal Voltage" setting
    Entry 3 = "High and Normal Voltage" setting

    Entry 1 = transitional setting defined by the clock team
    Entry 2 = transitional setting defined by the clock team

    Contents of each entry will be written directly into L3 control bits in the
    QACCR(16:23) a RMW operations.  If the circuits demand a grey code whereby
    only 1 bit of this field can change at a time, the entries must be deal with
    such encoding.  The Hcode that these values does not perform that function;
    it merely steps from 0->3 when going below the voltage defined by
    ATTR_RESCLK_L3_VOLTAGE_THRESHOLD_MV and then steps 3->0 when going at or
    above the voltage defined by ATTR_RESCLK_L3_VOLTAGE_THRESHOLD_MV.

    Producer: MRWB from clock team

    Consumers: p9_pstate_parameter_block
    </description>
    <valueType>uint8</valueType>
    <array>4</array>
    <initToZero/>
    <writeable/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_SYSTEM_RESCLK_L3_VOLTAGE_THRESHOLD_MV</id>
    <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    <description>
    Voltage value (in millivolts) whereby voltage below this value will have
    the L3 clock strength moved to "Low" mode while values at or above this
    value will have the L3 clock strength moved to "High" mode.  The L3 clock
    strength values put in the hardware for this mode transtion are defined by
    ATTR_RESCLK_L3_VALUE.

    Producer: MRWB from clock team

    Consumers: p9_pstate_parameter_block
    </description>
    <valueType>uint16</valueType>
    <initToZero/>
    <writeable/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_SYSTEM_RING_DBG_MODE</id>
      <description>
      Debug modes supported for CME/SGPE Scan layout in HOMER.
      </description>
      <targetType>TARGET_TYPE_SYSTEM</targetType>
      <valueType>uint8</valueType>
      <enum>
          SCAN_RING_NO_DEBUG = 0x00, SCAN_RING_TRACE_DEBUG = 0x01, SCAN_RING_DEEP_DEBUG = 0x02
      </enum>
      <initToZero/>
      <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
     <id>ATTR_PERF_24x7_INVOCATION_TIME_MS</id>
     <description>
     Time between invocations of the 24x7 performance collection function on
     GPE1.  The time (in milliseconds) is derived as  2^PERF_24x7_INVOCATION_TIME_MS
     with 0 indicating the function is OFF.

     Consumer: p9_hcode_image_build.c ->
                  SGPE Header field

     Provided by the Machine Readable Workbook to tune the collection.

     Platform default:  1
     </description>
     <targetType>TARGET_TYPE_SYSTEM</targetType>
     <valueType>uint8</valueType>
     <initToZero/>
     <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
     <id>ATTR_CME_INSTRUCTION_TRACE_ENABLE</id>
     <description>
     Enables the SGPE Hcode to enable the CME instruction traces into the L3
     Trace array for debug.  Note:  all configured CMEs will be put into this
     mode if this attribute is ON.

     Consumer: p9_hcode_image_build.c ->
                  SGPE Header field

     Platform default:  OFF
     </description>
     <targetType>TARGET_TYPE_PROC_CHIP</targetType>
     <valueType>uint8</valueType>
     <enum>
        OFF = 0x00, ON = 0x01
    </enum>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
     <id>ATTR_CME_CHTM_TRACE_ENABLE</id>
     <description>
     Enables the SGPE Hcode to enable the CME instruction traces into the CHTM
     for debug.  Note:  all configured CMEs will be put into this
     mode if this attribute is ON.

     Consumer: p9_hcode_image_build.c ->
                  SGPE Header field

     Platform default:  OFF
     </description>
     <targetType>TARGET_TYPE_PROC_CHIP</targetType>
     <valueType>uint8</valueType>
     <enum>
        OFF = 0x00, ON = 0x01
    </enum>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
     <id>ATTR_CME_CHTM_TRACE_MEMORY_CONFIG</id>
     <description>
     CHTM Trace Memory Configuration value goes directly into CHTM_MEM register.
     User is responsible to put correct data for each bit field of the register.

     Consumer: p9_hcode_image_build.c ->
                  SGPE Header field

     Platform default:  0
     </description>
     <targetType>TARGET_TYPE_PROC_CHIP</targetType>
     <valueType>uint64</valueType>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
     <id>ATTR_PGPE_HCODE_FUNCTION_ENABLE</id>
     <description>
     Enables the PGPE Hcode to physically perform frequency and voltage operations
     based on constructed parameters (eg #V VPD, system parameters, biases, WPF
     VFRTs. etc).  If OFF, the PGPE provides an immedicate good response to all
     Pstate/WOF IPC operations from the OCC for firmware integration testing purposes.

     Consumer: p9_hcode_image_build.c ->
                  PGPE Header field

     Platform default: ON
     <!--
        @todo RTC 169662 at some point in the program, this default may be switched to
         the opposite setting.  However, coordination needs to occur with all CIs
         as this will enable functions that may not be modeled across the board.
     -->
     </description>
     <targetType>TARGET_TYPE_SYSTEM</targetType>
     <valueType>uint8</valueType>
     <enum>
        OFF = 0x00, ON = 0x01
    </enum>
    <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
     <id>ATTR_POUND_W_STATIC_DATA_ENABLE</id>
     <description>

     Enables pstate parameter block code to use the static #W data
     Consumer: p9_pstate_parameter_block.C ->

     Platform default:  OFF
     <!--
        @todo RTC 169662 at some point in the program, this default may be switched to
         the opposite setting.  However, coordination needs to occur with all CIs
         as this will enable functions that may not be modeled across the board.
     -->
     </description>
     <targetType>TARGET_TYPE_SYSTEM</targetType>
     <valueType>uint8</valueType>
     <enum>
        OFF = 0x00, ON = 0x01
    </enum>
    <platInit/>
    <initToZero/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
     <id>ATTR_AUX_FUNC_INVOCATION_TIME_MS</id>
     <description>
     Time between invocations of auxiliary function on
     GPE1.  The time (in milliseconds) is derived as  2^ATTR_AUX_FUNC_INVOCATION_TIME_MS
     with 0 indicating the function is OFF.

     Consumer: p9_hcode_image_build.c ->
                  SGPE Header field

     Provided by the Machine Readable Workbook to tune the collection.

     Platform default:  1
     </description>
     <targetType>TARGET_TYPE_SYSTEM</targetType>
     <valueType>uint8</valueType>
     <initToZero/>
     <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
     <id>ATTR_SYS_VFRT_STATIC_DATA_ENABLE</id>
     <description>

     Enables pstate parameter block code to use the static system vfrt data
     Consumer: p9_pstate_parameter_block.C ->

     Platform default:  OFF
     <!--
        @todo RTC 169662 at some point in the program, this default may be switched to
         the opposite setting.  However, coordination needs to occur with all CIs
         as this will enable functions that may not be modeled across the board.
     -->
     </description>
     <targetType>TARGET_TYPE_SYSTEM</targetType>
     <valueType>uint8</valueType>
     <enum>
        OFF = 0x00, ON = 0x01
    </enum>
    <initToZero/>
    <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
     <id>ATTR_NEST_LEAKAGE_PERCENT</id>
     <description>
     SYSTEM Attribute
     Nest leakage percentage used to calculate the Core leakage.
     Will eventually be read into OCC Pstate Parameter Block
     so the OCC can see it for it's calculations.
     Valid Values: 0% thru 100%
     Producer: Machine Readable Workbook
     Consumer: OCC Firmware
     </description>
     <targetType>TARGET_TYPE_SYSTEM</targetType>
     <valueType>uint8</valueType>
     <initToZero/>
     <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_SYSTEM_PSTATES_MODE</id>
      <targetType>TARGET_TYPE_SYSTEM</targetType>
      <description>
      Controls the mode of Pstate Protocol for testing.
        ON: Boots the PGPE in "OCC Pstate Mode" but does NOT start the Pstate
        protocol

        OFF:  Does NOT boot the PGPE
        AUTO: Boots the PGPE and automatically starts the Pstate protocol.
        PMCR operations to move Pstates are honored

      Producer:  Override

      Consumers:
        p9_pstate_parameter_block and p9_pm_pstate_gpe_init
      </description>
      <valueType>uint8</valueType>
      <enum>ON = 0x00, OFF = 0x01, AUTO = 0x02</enum>
      <initToZero/>
      <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_CORE_THROTTLE_ASSERT_COUNT</id>
      <targetType>TARGET_TYPE_PROC_CHIP</targetType>
      <description>
      The number of PGPE Fixed Timer Interrupts (see Hcode documentation for
      durations) to assert a core throttle when
      OCC Scratch 2[Core Throttle Continuous Change Enable] is set.

      A value of 0 when Continuous Change Enable is set will deassert throttle.

      Producer:  Override/Lab

      Consumers:
        p9_hcode_image_build.c ->
                  PGPE Header field
      </description>
      <valueType>uint32</valueType>
      <initToZero/>
      <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
      <id>ATTR_CORE_THROTTLE_DEASSERT_COUNT</id>
      <targetType>TARGET_TYPE_PROC_CHIP</targetType>
      <description>
      The number of PGPE Fixed Timer Interrupts (see Hcode documentation for
      machine dependent durations) to deassert core throttle when
      OCC Scratch 2[Core Throttle Continuous Change Enable] is set.

      A value of 0 when Continuous Change Enable is set and
      ATTR_CORE_THROTTLE_ASSERT_COUNT is non-0, throttling is always on.

      Producer:  Override/Lab

      Consumers:
        p9_hcode_image_build.c ->
                  PGPE Header field
      </description>
      <valueType>uint32</valueType>
      <initToZero/>
      <platInit/>
  </attribute>
  <!-- ********************************************************************* -->
</attributes>
OpenPOWER on IntegriCloud