1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/import/chips/p9/procedures/hwp/perv/p9_sbe_io_initf.C $ */
/* */
/* OpenPOWER sbe Project */
/* */
/* Contributors Listed Below - COPYRIGHT 2015,2016 */
/* [+] International Business Machines Corp. */
/* */
/* */
/* Licensed under the Apache License, Version 2.0 (the "License"); */
/* you may not use this file except in compliance with the License. */
/* You may obtain a copy of the License at */
/* */
/* http://www.apache.org/licenses/LICENSE-2.0 */
/* */
/* Unless required by applicable law or agreed to in writing, software */
/* distributed under the License is distributed on an "AS IS" BASIS, */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or */
/* implied. See the License for the specific language governing */
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
//------------------------------------------------------------------------------
/// @file p9_sbe_io_initf.C
///
/// @brief Initialize necessary latches in IP chiplets
//------------------------------------------------------------------------------
// *HWP HW Owner : Anusha Reddy Rangareddygari <anusrang@in.ibm.com>
// *HWP HW Backup Owner : Srinivas V Naga <srinivan@in.ibm.com>
// *HWP FW Owner : Sunil Kumar <skumar8j@in.ibm.com>
// *HWP Team : Perv
// *HWP Level : 2
// *HWP Consumed by : SBE
//------------------------------------------------------------------------------
//## auto_generated
#include "p9_sbe_io_initf.H"
#include "p9_perv_scom_addresses.H"
#include "p9_perv_scom_addresses_fld.H"
fapi2::ReturnCode p9_sbe_io_initf(const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target_chip)
{
FAPI_INF("p9_sbe_io_initf: Entering ...");
uint8_t l_attr_chip_unit_pos = 0;
for (auto l_chplt_trgt : i_target_chip.getChildren<fapi2::TARGET_TYPE_PERV>(fapi2::TARGET_STATE_FUNCTIONAL))
{
FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_CHIP_UNIT_POS, l_chplt_trgt, l_attr_chip_unit_pos));
#if 0
{
// PCIx FURE rings require deterministic scan enable
// no current plan to scan these during mainline IPL, but recipe is below if needed
fapi2::buffer<uint64_t> l_data64;
l_data64.setBit<PERV_1_CPLT_CTRL0_TC_UNIT_DETERMINISTIC_TEST_ENABLE_DC>();
if (l_attr_chip_unit_pos == 0xD)/* PCI0 Chiplet */
{
FAPI_TRY(fapi2::putScom(l_target_chip, PERV_PCI0_CPLT_CTRL0_OR, l_data64));
FAPI_DBG("Scan pci0_fure ring");
FAPI_TRY(fapi2::putRing(i_target_chip, pci0_fure),
"Error from putRing (pci0_fure)");
FAPI_TRY(fapi2::putScom(l_target_chip, PERV_PCI0_CPLT_CTRL0_CLEAR, l_data64));
}
if (l_attr_chip_unit_pos == 0xE)/* PCI1 Chiplet */
{
FAPI_TRY(fapi2::putScom(l_target_chip, PERV_PCI1_CPLT_CTRL0_OR, l_data64));
FAPI_DBG("Scan pci1_fure ring");
FAPI_TRY(fapi2::putRing(i_target_chip, pci1_fure),
"Error from putRing (pci1_fure)");
FAPI_TRY(fapi2::putScom(l_target_chip, PERV_PCI1_CPLT_CTRL0_CLEAR, l_data64));
}
if (l_attr_chip_unit_pos == 0xF)/* PCI2 Chiplet */
{
FAPI_TRY(fapi2::putScom(l_target_chip, PERV_PCI2_CPLT_CTRL0_OR, l_data64));
FAPI_DBG("Scan pci2_fure ring");
FAPI_TRY(fapi2::putRing(i_target_chip, pci2_fure),
"Error from putRing (pci2_fure)");
FAPI_TRY(fapi2::putScom(l_target_chip, PERV_PCI2_CPLT_CTRL0_CLEAR, l_data64));
}
}
#endif
if (l_attr_chip_unit_pos == 0x9)/* OBUS0 Chiplet */
{
FAPI_DBG("Scan ob0_fure ring");
FAPI_TRY(fapi2::putRing(i_target_chip, ob0_fure),
"Error from putRing (ob0_fure)");
}
if (l_attr_chip_unit_pos == 0xA)/* OBUS1 Chiplet */
{
FAPI_DBG("Scan ob1_fure ring");
FAPI_TRY(fapi2::putRing(i_target_chip, ob1_fure),
"Error from putRing (ob1_fure)");
}
if (l_attr_chip_unit_pos == 0xB)/* OBUS2 Chiplet */
{
FAPI_DBG("Scan ob2_fure ring");
FAPI_TRY(fapi2::putRing(i_target_chip, ob2_fure),
"Error from putRing (ob2_fure)");
}
if (l_attr_chip_unit_pos == 0xC)/* OBUS3 Chiplet */
{
FAPI_DBG("Scan ob3_fure ring");
FAPI_TRY(fapi2::putRing(i_target_chip, ob3_fure),
"Error from putRing (ob3_fure)");
}
if (l_attr_chip_unit_pos == 0x6)/* XBUS Chiplet */
{
FAPI_DBG("Scan xb_io1_fure ring");
FAPI_TRY(fapi2::putRing(i_target_chip, xb_io1_fure),
"Error from putRing (xb_io1_fure)");
FAPI_DBG("Scan xb_io2_fure ring");
FAPI_TRY(fapi2::putRing(i_target_chip, xb_io2_fure),
"Error from putRing (xb_io2_fure)");
FAPI_DBG("Scan xb_fure ring");
FAPI_TRY(fapi2::putRing(i_target_chip, xb_fure),
"Error from putRing (xb_fure)");
}
}
fapi_try_exit:
FAPI_INF("p9_sbe_io_initf: Exiting ...");
return fapi2::current_err;
}
|
