summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/hwp/cache/p9_hcd_cache_ras_runtime_scom.C
blob: 5398597ec42a8846ccb1c1a68c3399834984a776 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: import/chips/p9/procedures/hwp/cache/p9_hcd_cache_ras_runtime_scom.C $ */
/*                                                                        */
/* OpenPOWER sbe Project                                                  */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2015,2016                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */
///
/// @file  p9_hcd_cache_ras_runtime_scom.C
/// @brief EX FSP/Host runtime scoms
///
/// *HWP HWP Owner   : David Du       <daviddu@us.ibm.com>
/// *HWP FW Owner    : Sangeetha T S  <sangeet2@in.ibm.com>
/// *HWP Team        : PM
/// *HWP Consumed by : SGPE
/// *HWP Level       : 1
///
/// Procedure Summary:
///   Run-time updates by FSP/Host(including HostServices and Hypervisors)
///     that are put on the cache image by STOP API calls
///   Dynamically built pointer where a NULL is checked before execution
///   If NULL (the SBE case), return
///   Else call the function at the pointer;  pointer is filled in by
///     STOP image build
///   Powerbus (MCD) and L3 BAR settings
///   Runtime FIR mask updates from PRD
///   L2/L3 Repairs
///

//------------------------------------------------------------------------------
// Includes
//------------------------------------------------------------------------------
#include <fapi2.H>
//#include <common_scom_addresses.H>
//will be replaced with real scom address header file
#include "p9_hcd_cache_ras_runtime_scom.H"

//------------------------------------------------------------------------------
// Constant Definitions
//------------------------------------------------------------------------------
#define host_runtime_scom 0

//------------------------------------------------------------------------------
// Procedure: EX FSP/HOST runtime scoms
//------------------------------------------------------------------------------

extern "C"
{

    fapi2::ReturnCode
    p9_hcd_cache_ras_runtime_scom(
        const fapi2::Target<fapi2::TARGET_TYPE_EQ>& i_target)
    {

#if 0
        fapi2::buffer<uint64_t> data;

        // Run the SCOM sequence if the SCOM procedure is defined
        // -   la      A0, sp_runtime_scom
        // -   ld      D0, 0, A0
        // -   braz    D0, 1f
        //FAPI_INF("Launching SP Runtime SCOM routine")
        // -   bsrd    D0
        // -   1:
        //

        // Run the SCOM sequence if the SCOM procedure is defined.
        // -   la      A0, host_runtime_scom
        // -   ld      D1, 0, A0
        // -   braz    D1, 1f

        // Prep P1
        // -   setp1_mcreadand D0

#if 0
        // Disable the AISS to allow the override
        // =   ld      D0, EX_OHA_MODE_REG_RWx1002000D, P1
        // =   andi    D0, D0, ~(BIT(1))
        // =   std     D0, EX_OHA_MODE_REG_RWx1002000D, P0
        // Drop PSCOM fence to allow SCOM and set pm_wake-up to PC to accepts
        // RAMs (SCOMs actually) in the IPL "Nap" state
        // =   ld      D0, EX_OHA_AISS_IO_REG_0x10020014, P1
        // =   ori     D0, D0, (BIT(15))
        // =   andi    D0, D0, ~(BIT(21))
        // =   std     D0, EX_OHA_AISS_IO_REG_0x10020014, P0
#endif

        // Branch to sub_slw_runtime_scom()
        FAPI_INF("Launching Host Runtime SCOM routine")
        // -   bsrd    D1

        // Prep P1
        // -   setp1_mcreadand D0

#if 0
        // Clear regular wake-up and restore PSCOM fence in OHA
        // These were established in p9_sbe_ex_scominit.S
        // =   ld      D0, EX_OHA_AISS_IO_REG_0x10020014, P1
        // =   andi    D0, D0, ~(BIT(15))
        // =   ori     D0, D0, BIT(21)
        // =   std     D0, EX_OHA_AISS_IO_REG_0x10020014, P0
        // Enable the AISS to allow further operation
        // =   ld      D0, EX_OHA_MODE_REG_RWx1002000D, P1
        // =   ori     D0, D0, (BIT(1))
        // =   std     D0, EX_OHA_MODE_REG_RWx1002000D, P0
#endif

        // -   bra     2f
        // -   1:

        // To accomodate IPL flow, where sub_slw_runtime_scom() is skipped
        // - setp1_mcreadand D0

#if 0
        // Clear regular wake-up and restore PSCOM fence in OHA
        // These were established in p9_sbe_ex_scominit.S
        // =   ld      D0, EX_OHA_MODE_REG_RWx1002000D, P1
        // =   andi    D0, D0, ~BIT(1)
        // =   std     D0, EX_OHA_MODE_REG_RWx1002000D, P0
        // =   ld      D0, EX_OHA_AISS_IO_REG_0x10020014, P1
        // =   andi    D0, D0, ~(BIT(15))
        // =   ori     D0, D0, BIT(21)
        // =   std     D0, EX_OHA_AISS_IO_REG_0x10020014, P0
        // Enable the AISS to allow further operation
        // =   ld      D0, EX_OHA_MODE_REG_RWx1002000D, P1
        // =   ori     D0, D0, (BIT(1))
        // =   std     D0, EX_OHA_MODE_REG_RWx1002000D, P0
#endif
        // -   2:

        // If using cv_multicast, we need to set the magic istep number here
        // -   la      A0, p9_sbe_select_ex_control
        // -   ldandi  D0, 0, A0, P9_CONTROL_INIT_ALL_EX
        // -   braz    D0, 3f
        FAPI_DBG("Setting istep num to magic number because cv_multicast is set")
        // -   lpcs    P1, MBOX_SBEVITAL_0x0005001C
        // -   sti     MBOX_SBEVITAL_0x0005001C, P1, (P9_SBE_EX_RAS_RUNTIME_SCOM_MAGIC_ISTEP_NUM << (4+32))
        // -   3:

        return fapi2::FAPI2_RC_SUCCESS;

        FAPI_CLEANUP();
        return fapi2::FAPI2_RC_PLAT_ERR_SEE_DATA;

#endif

        return fapi2::FAPI2_RC_SUCCESS;

    } // Procedure


} // extern C


OpenPOWER on IntegriCloud