1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
|
import time
import conf
from sim_commands import *
#err = False
lbus = conf.p9Proc0.proc_lbus_map
def writeUsFifo( data):
"""Main test Loop"""
loopCount = len(data)/4;
for i in range (loopCount):
idx = i * 4;
writeEntry(lbus, 0x2400, (data[idx], data[idx+1], data[idx+2], data[idx+3]) )
def readDsFifo(data):
"""Main test Loop"""
loopCount = len(data)/4;
for i in range (loopCount):
idx = i * 4;
checkEqual(readEntry(lbus, 0x2440, 4), (data[idx], data[idx+1], data[idx+2], data[idx+3]))
def writeEot():
write(lbus, 0x2408, (0, 0, 0, 1) )
def write(obj, address, value ):
""" Write to memory space """
iface = SIM_get_interface(obj, "memory_space")
iface.write(None, address, value, 0x0)
def readEot():
""" Read from memory space """
status = read(lbus, 0x2444, 4)
checkEqual( (status[3] & 0x80), 0x80 );
read(lbus, 0x2440, 4)
# This function will only read the entry but will not compare it
# with anything. This can be used to flush out enteries.
def readDsEntry(entryCount):
for i in range (entryCount):
readEntry(lbus, 0x2440, 4)
def writeEntry(obj, address, value ):
loop = 1;
count = 0;
while( loop ):
status = read(lbus, 0x2404, 4) # Address 0x2404: Upstream Fifo Status
if( status[2] & 0x02):
count = count + 1
runCycles(200000)
# This will cause test to fail
if(count > 10):
raise Exception('Timeout. FIFO FULL');
else:
# write entry
write(obj, address, value)
loop = 0
return value
def readEntry(obj, address, size):
""" Read from memory space """
loop = 1;
count = 0;
value = (0,0,0,0)
while( loop ):
status = read(lbus, 0x2444, 4) # Address 0x2444: Downstream Fifo Status
if( status[1] & 0x0F):
# read entry
value = read(lbus, address, size)
loop = 0
else:
count = count + 1
runCycles(200000)
# This will cause test to fail
if(count > 10):
raise Exception('Timeout. Empty FIFO');
return value
def read(obj, address, size):
""" Read from memory space """
iface = SIM_get_interface(obj, "memory_space")
value = iface.read(None, address, size, 0x0)
return value
def runCycles( cycles ):
if (not SIM_simics_is_running()):
syscmd = "run-cycles %d"%(cycles)
( rc, out ) = quiet_run_command( syscmd, output_modes.regular )
if ( rc ):
print "simics ERROR running %s: %d "%( syscmd, rc )
def checkEqual( data, expdata ):
""" Throw exception if data is not equal """
if( cmp(data, expdata )):
print "Eqality check failed"
print "Data:", data
print "Expected Data", expdata
raise Exception('data mistmach');
|
