From 90d4e44287359528431e6a87c95dd4581e493264 Mon Sep 17 00:00:00 2001
From: spashabk-in <shakeebbk@in.ibm.com>
Date: Tue, 6 Mar 2018 03:15:50 -0600
Subject: PSU get capabilities chip-op

Support PSU get capabilities chipop

Change-Id: I36980433aaa70323c5b2b80a89d8618d03ea8a60
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/55091
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
---
 src/test/testcases/test.xml | 4 ++++
 1 file changed, 4 insertions(+)

(limited to 'src/test/testcases/test.xml')

diff --git a/src/test/testcases/test.xml b/src/test/testcases/test.xml
index d1bb92c9..6edd31fc 100755
--- a/src/test/testcases/test.xml
+++ b/src/test/testcases/test.xml
@@ -40,6 +40,10 @@
           <include>../simics/targets/p9_nimbus/sbeTest/testPutGetMem.xml</include>
           <include>../simics/targets/p9_nimbus/sbeTest/testAduMem.xml</include>
           <include>../simics/targets/p9_nimbus/sbeTest/testPSUSetFFDCAddr.xml</include>
+          <testcase>
+              <simcmd>run-python-file targets/p9_nimbus/sbeTest/testPSUGetCapabilities.py</simcmd>
+              <exitonerror>yes</exitonerror>
+          </testcase>
           <include>../simics/targets/p9_nimbus/sbeTest/testSram.xml</include>
           <!-- we want to start hostboot after our memory testcases -->
           <testcase>
-- 
cgit v1.2.1