summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9
Commit message (Collapse)AuthorAgeFilesLines
* Axone Xbus LinearityChris Steffen2019-05-051-0/+19
| | | | | | | | | | | | | | | Change-Id: I7890146ba7e05197910bdbe77d19f221b7b5b912 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/76460 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Megan P. Nguyen <pmegan@us.ibm.com> Reviewed-by: Christian R. Geddes <crgeddes@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/76470 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Add p9a.omi.pll.scan.initfile and ifCompiler support.Ben Gass2019-05-052-2/+42
| | | | | | | | | | | | | | | | | | | | | | | Frequencies supported for OMI: OMI VCO Data rate MCA_FREQ 19200, 0, DDR4-2400 1200 21330, 0, DDR4-2667 1333 23460, 0, DDR4-2933 1466 23460, 1, DDR4-2933 1466 25600, 1, DDR4-3200 1600 Change-Id: Ideebc4636f79302f3728264fb8dc63a3ba4e807a Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/54198 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: Benjamin Gass <bgass@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/54201 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* p9_sbe_tracearray: Updates for AxoneJoachim Fenkes2019-05-053-35/+59
| | | | | | | | | | | | | | | | | | | | | | | | Add new trace bus names and trace array definitions for Axone. Some trace buses are just renamed, but I decided to add separate constants for clarity. Simplify the "can I dump the core trace arrays?" logic since no chips of the P9 family can have their core traces dumped via SCOM. Improve SBE size of ta_defs. Change-Id: I276f867a7fe9387fec9b7b216137767154ba1928 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/67593 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Matt K. Light <mklight@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/67599 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* p9_sbe_nest_enable_ridi: Open up PCIe refclk driversJoachim Fenkes2019-04-281-1/+2
| | | | | | | | | | | | | | | | | As a fix for an X-state issue on Axone (HW476237), we added a root control bit that will inhibit the PCIe refclk drivers. Once the PCIe chiplets are initialized, we can lift this inhibit. Change-Id: I22562b3bb3d75c3a0d67a271c49d5c0f22218c3d Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70376 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-by: SRINIVAS V. POLISETTY <srinivan@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70385 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Move MCBIST lib to generic folderAlvin Wang2019-04-251-10/+0
| | | | | | | | | | | | | | | | Change-Id: Ib717742707bea6a626131578f5a3b1aeebc76281 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/69677 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Dev-Ready: STEPHEN GLANCY <sglancy@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/72029 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Add ATTR_FREQ_OMI_MHZLouis Stermole2019-04-181-0/+16
| | | | | | | | | | | | | | | Change-Id: I4f2cfad77821b39e635c7cee3e068ec7628f778a Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/76013 Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: ANDRE A. MARIN <aamarin@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/76096 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* PM: Fixed error path handling of getscoms in HWP p9_query_core_access_state.Prem Shanker Jha2019-04-161-86/+58
| | | | | | | | | | | | | | | | | | | | | | | | When is core is in STOP2 or greater, HWP will not be able to SCOM clock status register of core. Use of FAPI_TRY to scom such a register returns failure to caller. With thisi, caller fails to understand if output status variables are good or not. Commit modifies this behavior to always return SUCCESS and a core state which is consistent with known status of core. Key_Cronus_Test=PM_REGRESS Change-Id: I6365ff0e52c3eb77d9d8ac749f9649a81cdadcac CQ: SW460324 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/75267 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/75338 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Added code for exp_getecid and unit testsMark Pizzutillo2019-04-161-4/+8
| | | | | | | | | | | | | | Change-Id: Id0a8fcf7c28d67c1bcb4ba98ff7af6d94dfa6364 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/74784 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/75352 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Update p9_mss_eff_grouping for Axone supportBen Gass2019-04-025-14/+20
| | | | | | | | | | | | | | | | Add p9a_omi_setup_bars procedure Add eclipse project files to .gitignore Change-Id: Ia18cd213ac8b3682e5718b3c631dad631b97170f Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/67755 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/67763 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Update ATRMISS registers for AxoneBen Gass2019-03-221-0/+17
| | | | | | | | | | | | | | | | | The address changed and there are now two. Change-Id: Iad60f8ec843ed61d28ef11903d8258ecfe213aa3 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/72965 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-by: Benjamin Gass <bgass@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/72985 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* cleanup references to chip-centric EC feature attributesJoe McGill2019-03-223-7/+138
| | | | | | | | | | | | | | | | Change-Id: Ib777b27c6013a647ae86e6ff5973bab19faceb56 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/71994 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Jenny Huynh <jhuynh@us.ibm.com> Reviewed-by: LUKE MURRAY <murrayl@us.ibm.com> Reviewed-by: Christopher W. Steffen <cwsteffen@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/71999 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Update p9_l2_flush to check if purge is busy on anything prior to flush.Ben Gass2019-03-223-6/+118
| | | | | | | | | | | | | | | | | | | | | | | | | The previous check was only checking once if CMD_REG_BUSY is off. This will now check if CMD_PRGSM_BUSY is off, indicating the Purge engine is not busy with any requests at all. It will also poll on busy prior to issuing the flush. If PURGE_CMD_ERR is on prior to starting flush a warning will be printed via FAPI_DBG. PURGE_CMD_ERR will be cleared prior to issuing the purge. Change-Id: I120cc9a00d26da8cf2ca4ec6dd7d8f3006633b61 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/72562 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: MURULIDHAR NATARAJU <murulidhar@in.ibm.com> Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/72582 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* HW483672: Enable TLBIE WAT (version 5); fixes unintended flushingJenny Huynh2019-03-071-0/+21
| | | | | | | | | | | | | | | | Change-Id: Ic4a9ef1376690b321bd0640f10057e0b10c8a714 CQ:HW483672 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/72263 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Kevin F. Reick <reick@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/72291 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Update exp_draminit to read values from attributesSharath Manjunath2019-03-071-3/+3
| | | | | | | | | | | | | | | | Change-Id: Ie2e72c0bff21c3a27a37708b3bd06a940a2c29e9 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/69194 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: ANDRE A. MARIN <aamarin@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/69981 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* PM HWP: Fix bug in stop clock procedure that effects mpiplPrasad Bg Ranganath2019-02-283-25/+39
| | | | | | | | | | | | | | | CQ:SW455762 Change-Id: I43080c575355499cddf19b6ee094e23c94445e66 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/71581 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Prem Shanker Jha <premjha2@in.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/71596 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* HWP:Cache stop clocks complete fixPrasad Bg Ranganath2019-02-281-0/+9
| | | | | | | | | | | | | | | CQ:SW455762 Change-Id: Ia41ad689ebe7d1468855e8a9240a6701c372c435 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/71955 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Prem Shanker Jha <premjha2@in.ibm.com> Reviewed-by: YUE DU <daviddu@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/71963 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Adjust PVR Version for AxoneJenny Huynh2019-02-251-0/+17
| | | | | | | | | | | | | | Change-Id: Ic556f6731f6e3d3be43c8fc53bf1e0fba8a77b87 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/72120 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Benjamin Gass <bgass@us.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/72141 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Axone pibmem repair logicRaja Das2019-02-251-0/+17
| | | | | | | | | | | | | | | | | | | | | | | | - Read ring from MVPD - Uncompress rs4 to raw bit stream - encode raw bit stream to scom data table format per struct - append this table into repair section into seeprom Key_Cronus_Test=XIP_REGRESS Change-Id: I405ef44cc5c4c5a42018cc124d2903cd5b38a241 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/67195 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: SRINIVAS V. POLISETTY <srinivan@in.ibm.com> Reviewed-by: Claus M. Olsen <cmolsen@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/67430 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* p9_sbe_npll_setup: Enable spread spectrum before starting PLLJoachim Fenkes2019-02-252-20/+11
| | | | | | | | | | | | | | | | | | | | | | | | | There's a synchronizer missing on the sscgen input of the filter PLLs, thus any changes to that input must be made before the PLL is taken out of reset, or the spread generator inside the PLL might start up in a skewed state, resulting in a broken spread profile. Thus, change the procedure to enable spread before taking the PLL out of reset, and also make sure we never try to synchronously enable spread. Change-Id: Ie0e545a6baf492d394a7d63d99ba5b83a0c46423 CQ: SW457204 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/71886 Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Kevin F. Reick <reick@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/71912 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Update p9a_10 engd - spy name changesSoma BhanuTej2019-02-251-0/+10
| | | | | | | | | | | | | | | | | PVR_VERSION added. Change-Id: If7adb6125b13f0868a4bed4f468422b5c0628fce Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/71567 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Benjamin Gass <bgass@us.ibm.com> Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/71621 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* p9_sbe_tp_chiplet_init3: Mask TOD error bit 62 (osclite switched)Joachim Fenkes2019-02-251-2/+2
| | | | | | | | | | | | | | | | | The bit is merely an indication about the cause of fail to TOD recovery, it should not be reported to PRD, so we mask it off. Change-Id: I99672b706a601dce43ef2f53d2583c94d6e3ca45 CQ: SW450308 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/71184 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Lakshminarayana R. Kammath <lkammath@in.ibm.com> Reviewed-by: Zane C. Shelley <zshelle@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/71827 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Add ATTR_ENABLED_OBUS_BRICKSDan Crowell2019-02-251-0/+15
| | | | | | | | | | | | | | | | | | Adding a new attribute for p9_check_proc_config to consume as the first step in removing the OBUS_BRICK target. Change-Id: Ic2bccde518e6f01f2df4d9f7e03571a2208a534c Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70546 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Prem Shanker Jha <premjha2@in.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70556 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Updates MCA write and read timingsStephen Glancy2019-02-131-0/+28
| | | | | | | | | | | | | | | | | | | Allows LRDIMM's to pass MCBIST writes and reads Updates initfile code to use new attributes Change-Id: I69c19bdc66ca3ab1ace61bbc49101f6ca8267065 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/68568 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: ANDRE A. MARIN <aamarin@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Dev-Ready: STEPHEN GLANCY <sglancy@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70586 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Adjust STR enter sequence to enable immediate entryTsung Yeung2019-02-131-8/+25
| | | | | | | | | | | | | | | | | Change-Id: Id6f2e59fbc3feb7cae69e39685b3c183fba6f2a1 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/71532 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Dev-Ready: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Matt Derksen <mderkse1@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/71536 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* whitelist update for ABUS CCMJoe McGill2019-02-131-0/+2
| | | | | | | | | | | | | | | | | 68241 added code to clear the DL syndrome capture latches, but omitted adding these registers to the SBE whitelist Change-Id: Iceb4d314b264a33aefda76edfa70212c78b9630d CQ: SW456526 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/71733 Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: SANTOSH BALASUBRAMANIAN <sbalasub@in.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/71749 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* PPB:New attribute ATTR_PMCR_MOST_RECENT_MODE for PMCR requestPrasad Bg Ranganath2019-02-122-1/+39
| | | | | | | | | | | | | | | | RTC:200788 Change-Id: I0da78fe23e594e80def8cafdc7e583928f87ab76 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70436 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: RAHUL BATRA <rbatra@us.ibm.com> Reviewed-by: Prem Shanker Jha <premjha2@in.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70441 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Implement PBA Cache-Inhibited 8B Rd/Wr AccessChristopher M Riedl2019-02-124-31/+68
| | | | | | | | | | | | | | | | | | | | | The PBA supports 8B cache-inhibited rd/wr operations via the OCB indirect-OCI access path. Also implemented necessary changes in the wrapper to support the PBA cache-inhibited operations. Turns out that the ADU cache-inhibited ops are broken in the wrapper so I undocumented them in the wrapper's usage/help string. Change-Id: Ic6f3d358a548a1750a779a7f17b223a275983419 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/71166 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Benjamin Gass <bgass@us.ibm.com> Reviewed-by: Kahn C. Evans <kahnevan@us.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/71180 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Axone core initfile update to match Nimbus DD23Jenny Huynh2019-02-111-77/+568
| | | | | | | | | | | | | | | Change-Id: I8c00727d5c5d6692b02b8239eb43a45c944a0e88 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70198 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-by: Benjamin Gass <bgass@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70222 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* SMF: Populates unsecure HOMER with SC2 instruction.Prem Shanker Jha2019-02-111-3/+4
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | On an SMF enabled system, if HV engages self save, core must must transition from HV to UV privilege to accomplish this. So, before attempting self save, core must execute SC2 instruction with HV privilege inorder to be a UV. Commit is a partial implementaiton of this solution. It populates a buffer with SC2 instruction which hostboot will copy to an unsecure memory. - Updated attribute tags for MRW Hiding - Removed writing of ATTR_UNSECURE_HOMER_SIZE in deference to attribute default checking Key_Cronus_Test=PM_REGRESS Change-Id: Idb5e219e2a5f9b2274602aedc420f390f34f2609 RTC: 202400 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/69655 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Dev-Ready: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/69661 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Additional core inits for Nimbus DD2.3 compatibility modesJenny Huynh2019-02-051-18/+107
| | | | | | | | | | | | | | | Change-Id: I3ab2a35dd4e540473e0c72a399b9444afae8066b Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70644 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Thi N. Tran <thi@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70756 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Added Alink changes in attributes and initfilesPretty Mariam Jacob2019-02-051-25/+6
| | | | | | | | | | | | | | | | Change-Id: I6572bfaa5834c585901ce9a5fc923f82a296b930 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70689 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Soma Bhanutej <soma.bhanu@in.ibm.com> Reviewed-by: SRINIVAS V. POLISETTY <srinivan@in.ibm.com> Reviewed-by: Benjamin Gass <bgass@us.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70720 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Updates MWD_COARSE to run multiple patternsStephen Glancy2019-02-051-0/+13
| | | | | | | | | | | | | | | Change-Id: Idc5ea0ddbc7d19ff79d0f802ba966f05bdcc18c3 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/69848 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: ANDRE A. MARIN <aamarin@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70584 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* HW477626 Dangerous Elk - Reapply for all CDD12+ risk levelsJenny Huynh2019-02-051-4/+2
| | | | | | | | | | | | | Change-Id: I9ca191d1092f7ef8a8a06cf459946754511724f7 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/71081 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/71111 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* HW477626 Dangerous Elk - Temporarily apply to CDD13 native onlyJenny Huynh2019-01-281-2/+4
| | | | | | | | | | | | | | Change-Id: I40e4fc5b2d606b6db79ac63a578a71d1d10ed502 CQ:HW477626 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70882 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70893 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* SMF: Defined new attribute containing unsecure HOMER memory's size.Prem Shanker Jha2019-01-281-1/+16
| | | | | | | | | | | | | | | | | | | | Commit defines a new attribute which is populated during build of HOMER. Once HOMER is built, hostboot reads the attribute and copies amount of memory specified from a temp buffer to an unsecure HOMER region. Change-Id: I184c27bfea7def4aaa7f55132b92a053105237b0 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/69616 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/69623 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* HW477626 Dangerous Elk - Applies to CDD12+Jenny Huynh2019-01-281-1/+18
| | | | | | | | | | | | | | | | Change-Id: I30849d1e07dcb839d69ab695f8c1e8fb1b31ebab CQ:HW477626 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70826 Reviewed-by: Kevin F. Reick <reick@us.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70834 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* SMF: Make UNSECURE_HOMER_ADDR unwriteable on FAPIRahul Batra2019-01-151-1/+0
| | | | | | | | | | | | | | | Change-Id: I8c7fa38b2b1bc57470fe0fe0de518efed0d0002b Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/69582 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Prem Shanker Jha <premjha2@in.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/69589 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* Make new WOV attributes override-onlyDan Crowell2019-01-151-9/+8
| | | | | | | | | | | | | | | | | | Added the overrideOnly tag to a few WOV attributes to hide them from the MRW. Change-Id: I590ea01f7baac0dc6ae3498b5c872a41cad82589 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70074 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: RAHUL BATRA <rbatra@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70122 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
* P9: NVDIMM SBE Support to Trigger Catastrophic SaveTsung Yeung2019-01-111-0/+21
| | | | | | | | | | | | | | | | | | | | - Adds attribute to indicate which ports contain NVDIMM - Subroutine to trigger CSAVE on ports with NVDIMM Change-Id: I44760dddbc6807fb2a0fa52b6f36d739990e8395 Original-Change-Id: I5fc9ead249dda0062ca3ac5237113688a22eb50c CQ:SW452306 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/69314 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Sunil Kumar <skumar8j@in.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70357 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Moves sync code to generic folderStephen Glancy2019-01-111-11/+0
| | | | | | | | | | | | | | Change-Id: I440cdb0ea105a6dbdcd0ac26696308e55d56f88b Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/65786 Dev-Ready: STEPHEN GLANCY <sglancy@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: ANDRE A. MARIN <aamarin@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70356 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Change mss_freq algorithm to deconfigure ports to achieve common DIMM freqLouis Stermole2019-01-111-0/+11
| | | | | | | | | | | | | | | Change-Id: Ife26f8488a4817f8f36fd1fd583dd5340fe48d4e CQ:SW405528 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/58761 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Dev-Ready: Louis Stermole <stermole@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70355 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Add API for MC to C4 DQ pin index translationLouis Stermole2019-01-111-0/+23
| | | | | | | | | | | | | | Change-Id: I0ca28c7f5d6c77e100cd1fdc22f7372335e369a6 CQ: SW414486 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/52658 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: ANDRE A. MARIN <aamarin@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70354 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Adds PDA supportStephen Glancy2019-01-111-0/+22
| | | | | | | | | | | | | | | | | | PDA support will be needed for: 1) NVDIMM support (re-programming WR VREF) 2) PDA shmoo Change-Id: Ic49bbbbe907ee9609ee26f6152de8949cdb999a3 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/48575 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: ANDRE A. MARIN <aamarin@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70353 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Fix sim problems on awanJacob Harvey2019-01-111-1/+5
| | | | | | | | | | | | | | | | | | Increase CCS polling limit for draminit training by factor of 2 Add sim check around CKE controls in RCW settings (till resolved) Change-Id: I605bdd5355f33a39988b9c5530506bafca7e6d33 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/46835 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Dev-Ready: JACOB L. HARVEY <jlharvey@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70352 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* L3 draminit and mss_libJacob Harvey2019-01-111-14/+14
| | | | | | | | | | | | | | Change-Id: If5cae63291864da0b87d6a1e82407da9358d62d2 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/43121 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: ANDRE A. MARIN <aamarin@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70351 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Clean up memdiags ffdc namingJacob Harvey2019-01-111-26/+26
| | | | | | | | | | | | | | | | Just changing the names of TARGET to MCBIST_TARGET or MCA_TARGET Better reflects the target type so we don't get errors collecting register data Change-Id: I9b450f2128ca425dee38cd7ea6f2879dd52581f5 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/43005 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70350 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Move MSS Rosetta map from lab to f/w library, add APILouis Stermole2019-01-111-0/+25
| | | | | | | | | | | | Change-Id: I85cf0991ed0c12c11abf980015b5e1a79cc2c450 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/42116 Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: JACOB L. HARVEY <jlharvey@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70349 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* L3 RAS for draminit_training, eff_config, libJacob Harvey2019-01-111-22/+77
| | | | | | | | | | | | | Change-Id: I1981cd809b109f32869e4ec98c5cdfd7fb375af9 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41204 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70348 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Fix 1R dual-drop bugsLouis Stermole2019-01-111-0/+28
| | | | | | | | | | | | | | | | | Fix get_rank_pair bug that caused dual-drop 1R CCS hang Fix process_initial_cal_errors bug that caused disable bit setting errors Change-Id: Ie75115a2410874c2f567b140b89a96d5575c7899 Depends-On: If24e74e9e878c24125540e324cad40a7218c59ff Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/35808 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Brian R. Silver <bsilver@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Dev-Ready: Louis Stermole <stermole@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70347 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Changes to limit DLL cal on spare DP8, stop CSS before startingBrian Silver2019-01-111-1/+18
| | | | | | | | | | | | | | | | | | | Enable parity after command for CCS Disable parity via RC14 Enable DLL (MRS) enable Send 0 value RCD Repair clock-enable RCD control word Change-Id: Id46a675afbc535989f7e0e451a084dfdc4d4a962 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/31142 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: ANDRE A. MARIN <aamarin@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: JACOB L. HARVEY <jlharvey@us.ibm.com> Dev-Ready: Brian R. Silver <bsilver@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/70346 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
OpenPOWER on IntegriCloud