summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/sw_simulation
Commit message (Collapse)AuthorAgeFilesLines
* p9_pm_pstate_gpe_init Level 2Greg Still2017-01-241-0/+32
| | | | | | | | | | | | | | | | | - Include fapi2::delay for polling and overall timeout calculation - Unit tested with Suet - Awan tested with real Hcode to set "PGPEActive" bit Change-Id: I8d03988b82813542d8e4a40ed6b577838850baf5 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/21583 Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Prem Shanker Jha <premjha2@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/21584 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Istep4: Enable poll for DPLL lock in p9_hcd_cache_dpll_setupYue Du2016-11-211-0/+10
| | | | | | | | | | | | | | | | | | | | | | | changes in this commit: 1) enable dpll lock checking in non-sim envrionment 2) change FAPI_DBG lines on set/reset sdis_n ops as removing prints saying they are DD1 only workaround due to they are permenant steps now 3) add missing content of p9_hcd_core_dcc_skewadjust 4) add DD2 sram_enable support (NOOP for DD1) Change-Id: I74fc3b05781e7cd13bb8c95b0dc7389029d7c5af Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/31719 Reviewed-by: Joseph E. Dery <dery@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Soma Bhanutej <soma.bhanu@in.ibm.com> Reviewed-by: CHRISTOPHER M. RIEDL <cmriedl@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/31810 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* p9_activate_stop15_cores Level 2Greg Still2016-10-251-1/+1
| | | | | | | | | | | | | | | | | | | | - This procedure is used by Cronus only - Error case FFDC collection (readout) is NOT complete. - Catch Gerrit push messages - Rebased - Fixed testing bugs Change-Id: Ib795b0d87cb7562200f54b2463768c4655b39fc9 RTC: 136651 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/21434 Dev-Ready: Gregory S. Still <stillgs@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: AMIT KUMAR <akumar3@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/21435 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Level 2 p9_cpu_special_wakeupGreg Still2016-09-162-1/+2705
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | - Restructured to deal with individual core, EQ and EQ targets This is necessary as compound targets really can't apply to this procedure as the registers being addressed for an EX target changes based on Fused mode. - The above moved the main implemented into p9_cpu_special_wakeup_lib - Removed tracking attributes - Removed FUSED CORE support - EX targets will wake-up up to 2 cores within the EX (dependent on functionality) - Added SUET support - Rebased (2) - Made HWP attributes writable - Added HB platform defaults in hb_temp_defaults.xml (but doesn't compile) - Address Gerrit comments (included Cronus noticed bug) - Removed some hb_temp attributes to deal with HB Jenkins fails Change-Id: I84a66b646477627f0178c3c968580ffc435b5300 RTC: 136795 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/20850 Dev-Ready: Matt K. Light <mklight@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Matt K. Light <mklight@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/21027 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Update OCC,PBA,CME FIR handling based on the recent RAS specificationSangeetha T S2016-09-111-0/+12
| | | | | | | | | | | | | | | | Change-Id: I4950c75c65563229c7a6831c63e375a9c4823f2f RTC: 158180 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/27978 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Brian T. Vanderpool <vanderp@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/29171 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* SBE move import`Shakeeb2016-09-013-0/+3991
Change-Id: I726951318cdb19fd445af2f7910e0d6872eff18c Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/29086 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com> Reviewed-by: AMIT J. TENDOLKAR <amit.tendolkar@in.ibm.com>
OpenPOWER on IntegriCloud