summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/xml/attribute_info/pervasive_attributes.xml
Commit message (Expand)AuthorAgeFilesLines
* Synch up OMI and MCA frequenciesDan Crowell2019-05-151-1/+4
* Added code for exp_getecid and unit testsMark Pizzutillo2019-04-161-4/+8
* Support ATTR_LPC_CONSOLE_CNFG attributeSachin Gupta2018-09-261-0/+11
* Attribute cleanupDan Crowell2018-09-211-62/+20
* Axone only-Mux settings for TOD refclk inputAnusha Reddy Rangareddygari2018-09-101-0/+13
* Updates to permit synchronized SS PLL spreading via TODJoe McGill2018-08-291-0/+14
* Remove ATTR_PROC_CHIP_MEM_TO_USEDan Crowell2018-07-271-12/+0
* enable spreading via SS PLL for Fleetwood platformJoe McGill2018-05-171-1/+15
* Risk level 3/4/5 support: Step 1 - backward compatibility and v6 imageClaus Michael Olsen2018-04-241-1/+1
* make ATTR_START_CBS_FIFO_RESET_SKIP platInitMatt K. Light2018-04-181-0/+1
* Adding changes to handle core checkstopsElizabeth Liner2018-04-181-0/+22
* Temporarily moving attribute to the system targetElizabeth Liner2018-04-101-0/+12
* Updating ATTR_PROC_CHIP_MEM_TO_USE to use all bits of group and chip IDElizabeth Liner2018-04-021-1/+1
* Adding attribute to detect which processor we can use for alt-memoryElizabeth Liner2018-03-071-0/+12
* Additional risk level support - (step 2) Updating the image w/RL2Claus Michael Olsen2018-02-171-2/+2
* support customized application of filter PLL buckets from AW MVPD keywordJoe McGill2017-12-121-0/+10
* Revert ATTR_CEN_ECID back to ATTR_ECIDDan Crowell2017-12-011-4/+2
* IO, FBC updates to enable ABUS for FleetwoodJoe McGill2017-11-131-0/+9
* Make plat init attributes non-writableSantosh Puranik2017-10-271-52/+0
* Enable skipping sbefifo reset during p9_start_cbsMatt K. Light2017-07-171-0/+10
* mc_pll_bucket attributeAnusha Reddy Rangareddygari2017-07-121-0/+10
* dcc skew adjust procedure updateAnusha Reddy Rangareddygari2017-07-121-0/+24
* Fill empty descriptions with placeholdercrgeddes2017-06-261-14/+14
* add support for OBUS PLL bucketsJoe McGill2017-06-231-0/+40
* Update behavioral description of ATTR_SECURITY_MODE attributeNick Bofferding2017-05-291-2/+8
* Control NDL training updateAnusha Reddy Rangareddygari2017-01-311-1/+10
* p9_sbe_attr_setup updatesAnusha Reddy Rangareddygari2016-11-211-0/+1
* sector buffer,pulse mode attributesAnusha Reddy Rangareddygari2016-11-081-0/+22
* ATTR_SBE_SYS_CONFIG is writeable now, to update it via Psu ChipopRaja Das2016-10-181-0/+1
* HWP L2 delivery for p9_update_security_ctrlSantosh Balasubramanian2016-10-131-0/+10
* pervasive_attributes.xml -- add input refclock termination controlsJoe McGill2016-10-061-0/+23
* L2 version - p9_sbe_sequence_drtmSantosh2016-10-041-0/+9
* Change p9_mss_freq_system to write attributes, errors for CronusBrian Silver2016-09-301-0/+2
* xip_customize: Updated mailbox attribute support.Claus Michael Olsen2016-09-291-119/+0
* add initToZero tag for ATTR_SECURITY_MODEJoe McGill2016-09-261-1/+1
* Changing ATTR_PG from 32 to 16 bitAnusha Reddy Rangareddygari2016-09-211-3/+2
* Setup ATTR_OBUS_RATIO_VALUE for SBE platformThi Tran2016-09-191-1/+9
* add initToZero tag to ATTR_PFET_OFF_CONTROLS/ATTR_SECURITY_MODEJoe McGill2016-09-141-0/+2
* Add detailed description to ATTR_BOOT_FREQ_MULTGreg Still2016-09-091-5/+14
* PLL configuration updates -- permit e2e bypass executionJoe McGill2016-09-061-4/+45
* SBE move import`Shakeeb2016-09-011-0/+683
OpenPOWER on IntegriCloud