summaryrefslogtreecommitdiffstats
path: root/import/chips/p9/procedures
Commit message (Expand)AuthorAgeFilesLines
* CORE/CACHE: core/cache/l2_stopclocks Level 2Yue Du2016-07-291-0/+8
* Improve ATTR_PGDan Crowell2016-07-291-1/+6
* Adding in writing to HRMOR for bootloaderCHRISTINA L. GRAVES2016-07-265-4/+90
* Modify #V accessor function for new version 3Andres Lugo-Reyes2016-07-261-1/+1
* CORE/CACHE: remove runinit procedures.Yue Du2016-07-266-252/+0
* Pstate Parameter Block structureGreg Still2016-07-233-187/+640
* Level 2 HWP for p9_hcd_cache_dcc_skewadjust_setupAnusha Reddy Rangareddygari2016-07-231-5/+74
* Level 2 HWP for p9_hcd_cache_chiplet_l3_dcc_setupAnusha Reddy Rangareddygari2016-07-214-5/+50
* p9_sbe_fabricinit -- change scope of pbop commandJoe McGill2016-07-201-1/+6
* Fapi delay updatesAnusha Reddy Rangareddygari2016-07-202-2/+2
* VBU IPL -- update sim PLL configurationJoe McGill2016-07-205-93/+94
* p9_dump_stop_info.C - Level 1Greg Still2016-07-191-1/+24
* Level2 HWP for p9_check_chiplet_statesAbhishek Agarwal2016-07-192-16/+7
* p9_sbe_select_ex Level 2 updateGreg Still2016-07-192-220/+353
* Fix paranthesis syntax in scom initfilesPrachi Gupta2016-07-183-30/+30
* Adding in a delay between ADU reads for fastmode and looping aroundCHRISTINA L. GRAVES2016-07-181-80/+82
* process SBE NPLL/chiplet PLL error filesJoe McGill2016-07-141-0/+2
* add empty error files for SBE PLL initf procedures to setup mirrorJoe McGill2016-07-142-0/+42
* Level 2 HWP for p9_hcd_ccahe_dcc_skewadjust_setupAnusha Reddy Rangareddygari2016-07-121-2/+2
* Level 2 HWP p9_sbe_nest_initfSunil.Kumar2016-07-122-25/+76
* Level 2 HWP To scan gptr repr time ringsSunil.Kumar2016-07-124-13/+243
* Update for p9_sbe_npll_initfSunil.Kumar2016-07-121-1/+1
* Level 2 HWP for p9_sbe_attr_setupAnusha Reddy Rangareddygari2016-07-121-3/+17
* Level 2 HWP for p9_sbe_tp_chiplet_init3Anusha Reddy Rangareddygari2016-07-112-8/+158
* attributes: use ATTR_BOOT_FREQ_MULT (drop FMULT), fix VBU sc/mc EP03 ATTR_PGJoe Dery2016-07-114-18/+5
* Add ATTR_PG to SBE attributesSantosh Puranik2016-07-111-231/+96
* Use ATTR_PG attributeSantosh Puranik2016-07-081-680/+0
* p9_sbe_chiplet_reset Level 2 update: set EC/core multicast reg3=group3Joe Dery2016-07-082-24/+35
* Level 2 HWP p9_sbe_io_initfSunil.Kumar2016-07-081-7/+74
* CORE/CACHE: add Level1 cache/l2/core stopclocks proceduresYue Du2016-07-081-10/+25
* CORE/CACHE: fix initf procedures on ring IDs and ex partial goodYue Du2016-07-085-39/+54
* HWP Level 2 p9sbe_tp_initfSunil.Kumar2016-07-081-13/+16
* Level2 HWP p9_sbe_npll_initfSunil.Kumar2016-07-071-31/+32
* Level1 HWP for p9_check_chiplet_statesAbhishek Agarwal2016-07-072-0/+39
* Fix for making sure OCB is in linear mode not circularCHRISTINA L. GRAVES2016-07-071-1/+1
* VBU IPL framework updatesJoe McGill2016-07-071-0/+1
* Change for David for not checking L3 during readCHRISTINA L. GRAVES2016-07-071-3/+2
* sbe_attributes.xmlAnusha Reddy Rangareddygari2016-07-041-53/+58
* p9_pm_ocb_init - fix OCBCSRn reset value to put OCB channels in circular modeGreg Still2016-07-011-5/+11
* p9_cpu_set_frequency Level 2Sudheendra K Srivathsa2016-07-011-0/+1
* Ec_level attribute support for DD1 attributesAnusha Reddy Rangareddygari2016-07-017-55/+99
* p9_htm_setup (L2) - Part 2: HTM setup/reset/startThi Tran2016-07-011-15/+60
* Level 2 HWP for p9_sbe_npll_setupAnusha Reddy Rangareddygari2016-06-294-104/+185
* Add parameter to setup evid to define action for HWPcrgeddes2016-06-291-9/+7
* Added ATTR_EC and ATTR_NAME to SBE attributesSantosh Puranik2016-06-281-2/+23
* Fixed even/odd EX multicast setup checking ATTR_PG_EPxx clockdomainsJoe Dery2016-06-272-9/+13
* Level 2 HWP for p9_sbe_common - Update as in IPL v183Soma BhanuTej2016-06-272-54/+35
* Add p9_proc_gettracearray procedureJoachim Fenkes2016-06-231-1/+19
* Procedure crashes when trying to query an EC featureRichard J. Knight2016-06-231-0/+70
* Level 2 HWP for p9_sbe_chiplet_resetAnusha Reddy Rangareddygari2016-06-222-4/+14
OpenPOWER on IntegriCloud