summaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* SBE FW security switchspashabk-in2017-09-064-26/+40
| | | | | | | | | | Implement SBE firmware security switch based on ATTR_SECURITY_ENABLE Change-Id: I435aad38c59e80c81925bd1f4b109aafd1993b1c Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44959 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Secure Memory Manager implementationspashabk-in2017-09-0615-302/+770
| | | | | | | | | | | | | | Support to update and manage the memory window list Opening of HB Dump window in istep 5.1 Enabled memory filtering in mem access chip-ops Change-Id: I72b68ac099371babe47a64689fa38927934625b7 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/43929 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: AMIT J. TENDOLKAR <amit.tendolkar@in.ibm.com> Reviewed-by: RAJA DAS <rajadas2@in.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* L3 update - p9_sbe_check_quiesceThi Tran2017-09-053-289/+403
| | | | | | | | | | | | | Change-Id: I12ecd934b8d99782dc947237aee4f1d42809e4e0 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44496 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44506
* Suspend IO chip-op implementationRaja Das2017-09-058-4/+168
| | | | | | | | | | | Change-Id: I83d53a8414525c2d5916d54b0ac3e6ecbaeb6520 RTC:166974 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/42103 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com> Reviewed-by: Shakeeb A. Pasha B K <shakeebbk@in.ibm.com> Reviewed-by: AMIT J. TENDOLKAR <amit.tendolkar@in.ibm.com>
* STOP: Add Core quiesce workaround to CME Fit TimerYue Du2017-09-041-29/+5
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | -- p7: Added a check for LSU and Nest quiesce as well -- p8: Added clear of the TSR FIS to IOTA fit handler -- p9: Added stop workaround on checkstop or special attention -- p10: rebase on disable flag support -- p11: 1) enable for Cumulus 1.0 and Nimbus 2.0 & 2.1 only 2) disable the livelock buster if special wakeup done is asserted 3) clear the fit_counter when special wakeup done or stop entry is done on either core 4) delete CME_FLAGS_DISABLE_PERIODIC_CORE_QUIESCE and instead look at bit 2 of CPPMR with dualcast OR unless nimbus dd2.0 then you have to read both cores and OR because of the bug -- p12: 1) no longer have PGPE sample OCC Flag bit 13 (back out the change) 2) have SGPE init set CPMMR bit 2 in response to the attribute instead of CME flag bit 23. 3) add cme_flags[12] as workaround active bit (nor of both cpmmr[2]) -- p13: kills the CME flag, OCC flag and SGPE header flag diff commit will establish attr-> cpmmr[2] simple flow cme only read cpmmr[2] -- p14: in case of stop0/1, assert pm_exit and poll for it to wake core up -- p15: rebase -- p16: add drop pm_exit after workaround -- p17: add pm_exit delay, remove pm_active=1 poll remove some PK_TRACEs, change to unified compiler flag Change-Id: I855f7f8e4b5ce7275511d581b8e68d10217ab601 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44965 Reviewed-by: Michael S. Floyd <mfloyd@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Juan R. Medina <jrmedina@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45134 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Updating target name and chiplet rangesspashabk-in2017-09-041-824/+824
| | | | | | | | | | | | | | | Filling up mandatory fields in the register list Change-Id: Ic8f274120f54ae402c5e817658cfa78c096e3f84 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45095 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: SANTOSH BALASUBRAMANIAN <sbalasub@in.ibm.com> Reviewed-by: PARVATHI RACHAKONDA <prachako@in.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45097 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* add AXONE value to ATTR_NAMEMatt K. Light2017-09-021-1/+2
| | | | | | | | | | | | | | | | | Change-Id: Ia54c4e3ba515e33844dad59b8ccdd84fcb0cbd8e Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45232 Reviewed-by: Benjamin Gass <bgass@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Dev-Ready: Matt K. Light <mklight@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: Abhishek Agarwal <abagarw8@in.ibm.com> Reviewed-by: PARVATHI RACHAKONDA <prachako@in.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45236 Reviewed-by: Hostboot Team <hostboot@us.ibm.com>
* EKB: HWP Fail Isolation Fapi HooksBrian Stegmiller2017-09-011-1/+20
| | | | | | | | | | | | | | | | | Change-Id: I67a30a6a5bf0af4db40d85ec6406481dd286bb75 RTC: 178331 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45165 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: ANDRE A. MARIN <aamarin@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Matt K. Light <mklight@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45183 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Ensure SGPE is disabled and ensure writes are enabled during pm_suspendcrgeddes2017-08-312-13/+28
| | | | | | | | | | | | | | | | | | | | | | | | Previously if the PGPE was halted the pm_suspend HWP would not do anything. This caused and issue if an MPIPL was triggered in a window where the SGPE was running but the PGPE was not. This commit adds a check to see if the SGPE isnt halted, and the PGPE is, if that is true then the SGPE gets halted via the XIXCR. In addition to this change we have were seeing issues where if an MPIPL was triggered in the window where SGPE isnt halted and the PGPE is, then the PCB_WRITE_DISABLE bit was never getting cleared which caused problems when we tried to power down the quads. Change-Id: If2c67ce1153a949527b8e9f2cfcba1e0fe04c398 CQ: SW398122 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45444 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Dean Sanner <dsanner@us.ibm.com> Reviewed-by: Brian T. Vanderpool <vanderp@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45448 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* PM: Add atrribute control to SGPE for Core Periodic QuiesceGreg Still2017-08-312-3/+26
| | | | | | | | | | | | | | | | | | | - Added SGPE header bit defintion - Hcode image build update to read attr and set header bit - Moved bit mask to using BIT macro for better readability Change-Id: Ie8f245bf3abd0f5c4dce994f81ea1b002feade00 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45124 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Juan R. Medina <jrmedina@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Adam S. Hale <adam.samuel.hale@ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45178 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Add OBUS pll freq list for Axone and p9n dd2.2Ben Gass2017-08-311-0/+14
| | | | | | | | | | | | | | | | Change-Id: I3fece1e530fa9119ef8174529379019fa4a43ed8 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45014 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Dev-Ready: Brent Wieman <bwieman@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Matt K. Light <mklight@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Soma Bhanutej <soma.bhanu@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45016 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Enabling PWC for Nimbus DD2.0+ and Cumulus DD1.0+Jenny Huynh2017-08-311-6/+0
| | | | | | | | | | | | | | | | | | | Dial getting overwritten by a global dial; moving both to scan inits Change-Id: Ia16a78c146b88f21325a4b1e619a5bf4df5328d7 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45306 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Emmanuel Sacristan <esacris@us.ibm.com> Dev-Ready: Emmanuel Sacristan <esacris@us.ibm.com> Reviewed-by: JAKE C. TRUELOVE <jtruelove@us.ibm.com> Dev-Ready: JAKE C. TRUELOVE <jtruelove@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45311 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* TOR magic header commit: Primer for commit 35372Claus Michael Olsen2017-08-302-58/+141
| | | | | | | | | | | | | | | | | | | | | To prevent a co-req situation between the HW image and the SBE image in connection with the merging of the TOR magic header commit 35372, the following code updates have been made: - Updated the TOR header file to define the data and structures needed on the ppe side in plat_ring_traverse.C to make SBE putRing code backward HW image compatible. Change-Id: I14cae65911938c4ae8e853ea9149f10e0d2fe9b8 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45046 Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Richard J. Knight <rjknight@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45049 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* change queryChipEcAndName to return fapi2 ReturnCodeJoe McGill2017-08-302-2/+4
| | | | | | | | | Change-Id: I1a7d1d4582cdae0a35fd7066b1da04092dd179ec Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45235 Reviewed-by: Joachim Fenkes <fenkes@de.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Add Periodic Core Quiesce Disable Scom PropagationAdam Hale2017-08-291-0/+2
| | | | | | | | | | | | | | | Change-Id: Ie25cba244f9ea69d8aca04efc9d5c47c30be1218 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45140 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Juan R. Medina <jrmedina@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45142 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* p9_sbe_tracearray: Add chip type detection to support changed p9c MC tracesJoachim Fenkes2017-08-291-47/+88
| | | | | | | | | | | | | | | | Change-Id: I97800f041b5c4ffd75396014a6089c7e518f0eb9 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45152 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Dev-Ready: Matt K. Light <mklight@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Shakeeb A. Pasha B K <shakeebbk@in.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45154 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* compact suspend ffdcAdam Hale2017-08-287-115/+116
| | | | | | | | | | | | | | Change-Id: Ide9bb843b4b4526afe2432a58c5086e3fcb49f3c Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/43122 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: AMIT J. TENDOLKAR <amit.tendolkar@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/43393 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* [Whitelist/Blacklist] - Files additionspashabk-in2017-08-253-3/+38
| | | | | | | | | | | Adding new files in SBE build and compilation unit Change-Id: Ia19c0a2944ec46b88e657f2aa11cf302da34837f RTC: 174252 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/40908 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com> Reviewed-by: AMIT J. TENDOLKAR <amit.tendolkar@in.ibm.com>
* HW417560 NCU master tlbie settings tuningJenny Huynh2017-08-251-2/+15
| | | | | | | | | | | | | | | | - Adjusted master tlbie timeout from 16->32 (250ms->500ms) - Enabled tlbie stall mechanism by default Change-Id: Ifcda75f42ba888ad5353c1d9b75d36e27d48dbda Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44713 Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: LUKE MURRAY <murrayl@us.ibm.com> Reviewed-by: YUE DU <daviddu@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44714 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* p9_sbe_scominit -- unmask PB EAST FIR 31 for hypervisor TIJoe McGill2017-08-251-1/+1
| | | | | | | | | | | | | | Change-Id: I584450ac1d6190c141db29a8f37d40c05f440c04 CQ: SW396917 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45058 Reviewed-by: Zane C. Shelley <zshelle@us.ibm.com> Reviewed-by: William G. Hoffa <wghoffa@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45064 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* add TARGET_TYPE_OMIMatt K. Light2017-08-252-1/+4
| | | | | | | | | | | | | | | | | update attribute xml Change-Id: I8544e5149f1015887e503076bdca407356c77230 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44741 Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Richard J. Knight <rjknight@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44746 Reviewed-by: Hostboot Team <hostboot@us.ibm.com>
* Move clearing of CPMMR PPM WRITE DISABLE so it called on all func corescrgeddes2017-08-241-7/+9
| | | | | | | | | | | | | | | | | | | | | | This HWP loops over functional cores while selecting the master. The loop exits after it detects all of the master exs in the master quad. The logic that clears the CPMMR WRITE DISABLE was only getting called on the master core in this loop. I added another loop over cores which calls this logic so this bit will be cleared on all cores. Change-Id: I023e18db961a23cd0d1181ab558f61c8df8d4ec3 CQ: SW399710 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44975 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: YUE DU <daviddu@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45006 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Reviewed-by: Christian R. Geddes <crgeddes@us.ibm.com>
* HB Addr Stash chip-opRaja Das2017-08-2413-4/+538
| | | | | | | | | | Change-Id: I6ffd7bedc7c1456839d063429467dccecf1aa826 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/34903 Reviewed-by: Shakeeb A. Pasha B K <shakeebbk@in.ibm.com> Reviewed-by: AMIT J. TENDOLKAR <amit.tendolkar@in.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
* Moved out sbecmdmpipl.C functions into SeepromRaja Das2017-08-242-20/+33
| | | | | | | | | Change-Id: I688f29478f5b67c82b76eaf5658ac807f169448f Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45087 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Shakeeb A. Pasha B K <shakeebbk@in.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* AVSBUS: Move fapi2 return code to error xml filePrasad Bg Ranganath2017-08-231-3/+0
| | | | | | | | | | | | | | | - rebased Change-Id: I186e716986012ede094a09e490a983ddcb4b92ef Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/43582 Dev-Ready: Brent Wieman <bwieman@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/43597 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Support the PIB abort condition on PPE platformCHRISTINA L. GRAVES2017-08-231-32/+45
| | | | | | | | | | | | | Change-Id: I062f25ab8855faee1024eaa49d2ba40d89976316 CQ: SW386342 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/38119 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/38121 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
* Optimise RamCore put_reg & get_regspashabk-in2017-08-231-261/+194
| | | | | | | | | | | | | | | | | | | | Savings on PPE put_reg - 636bytes get_reg - 368bytes ------------------ tatal - 1004bytes Change-Id: Idbbf050a7562beb82bf5058449c309e6b787f359 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44466 Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com> Reviewed-by: Yang Fan Liu <shliuyf@cn.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44468 Reviewed-by: Hostboot Team <hostboot@us.ibm.com>
* PGPE TraceAdam Hale2017-08-232-0/+2
| | | | | | | | | | | | | | Change-Id: Ia2eb727aedada87f1c840f570aa5e6b2b7b81e4a Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44129 Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: RAHUL BATRA <rbatra@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44961 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* PM: PGPE Flags Struct FixRahul Batra2017-08-231-2/+2
| | | | | | | | | | | | | | | Change-Id: Ic1d4939a8a3ef07e68faf7e652f47208e5600019 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44820 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44825 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* PM: Remove VDM check from p9_hcd_cache_stopclocksGreg Still2017-08-221-13/+13
| | | | | | | | | | | | | | | | | | | - Temporary until full Power Management shutdown is ready Change-Id: Ieb6350625638b17777a77a8af7fbd1de301c5843 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44815 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Brian T. Vanderpool <vanderp@us.ibm.com> Dev-Ready: Brian T. Vanderpool <vanderp@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: CHRISTOPHER M. RIEDL <cmriedl@us.ibm.com> Reviewed-by: Michael S. Floyd <mfloyd@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44822 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Optimize p9_adu_coherent_utilsspashabk-in2017-08-211-37/+28
| | | | | | | | | | | | | | | | | Saving of 236bytes on PPE Change-Id: I70add589c31f6d076a3449abee8a5d04d4129b70 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44462 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-by: PARVATHI RACHAKONDA <prachako@in.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44464 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Temp commit to enable manual mirror of new files to ppeAmit Tendolkar2017-08-212-0/+304
| | | | | | | | | | | | | | | | For https://ralgit01.raleigh.ibm.com/gerrit1/#/c/43122 as part of p9_suspend_powman L3 work Change-Id: I410482219a3d0b9a1fb81b54e87267d4b6586267 RTC:177136 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44289 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: AMIT J. TENDOLKAR <amit.tendolkar@in.ibm.com> Reviewed-by: Brian T. Vanderpool <vanderp@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44349 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Fix bug in npu quiesce sequencecrgeddes2017-08-181-57/+49
| | | | | | | | | | | | | | | | | | | | | | | There were a couple issues w/ the sequence of steps we were doing in order to quiesce the npu. The first problem was that we were doing an indirect scom incorrectly and instead of the actual value we were getting all 1's back. After fixing that we realized that the NTLs were not making it to the reset state, this was because the brick was never enabled by PHYP. A check was added to not attempt to put NTLs in reset state(step 1) if brick isnt enabled CQ: SW397252 Change-Id: I94899c73438d8bbdaf777f8aab5640992ae74db6 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44707 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: James F. Mikos <mikos@us.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44710 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Clear disable_ppm_writes bit on CPPM register prior to setting PFDLYcrgeddes2017-08-182-0/+8
| | | | | | | | | | | | | | | | | | We were hitting problems in the MPIPL path where this bit was set causing scom writes to the PFDLY register to fail CQ: SW398564 Change-Id: Idd13cb3b8fe2ba90fceb37c330f06adcf11a44ad Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44759 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: YUE DU <daviddu@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44774 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Move PSU Quisce chipop to PIBMEMSachin Gupta2017-08-171-41/+41
| | | | | | | | Change-Id: Ie2600a441b60edf6c8c5fa40dea917172ca294f4 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44739 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Bring Quisce chipop to PIBMEMSachin Gupta2017-08-171-35/+36
| | | | | | | | | | Change-Id: I5b9e469171296b58cbb072e3cdb38bca8ac1e83e Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44718 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Shakeeb A. Pasha B K <shakeebbk@in.ibm.com> Reviewed-by: RAJA DAS <rajadas2@in.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Power Cleanup + stopclocksLuke Mulkey2017-08-161-0/+1
| | | | | | | | | | | | | Change-Id: I4857b6e1264530a919afe8e75abe170ca0699d55 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/42571 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/42573 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Synchronous stopclk procedure for QuadSoma BhanuTej2017-08-169-85/+147
| | | | | | | | | | | | | | | | | | | Change-Id: Id31daf8c02b74d979927540346a3cef5f88768be RTC: 175615 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/34935 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: YUE DU <daviddu@us.ibm.com> Reviewed-by: SRINIVAS V. POLISETTY <srinivan@in.ibm.com> Reviewed-by: Joachim Fenkes <fenkes@de.ibm.com> Reviewed-by: RAJA DAS <rajadas2@in.ibm.com> Dev-Ready: Soma Bhanutej <soma.bhanu@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/34939 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* p9_sbe_lpc_init: Fix LPC bus LRESET for DD2Joachim Fenkes2017-08-162-64/+111
| | | | | | | | | | | | | | | | | | | | | Change the order of operations so that first the LPC Master is reset, then the bus reset is driven with a proper delay. Previously the bus reset duration depended on the code path taken (DD1 vs. DD2) and was likely too short on DD2. Also extract the various parts of the sequence into individual functions to improve readability. Change-Id: I55cd750735ae21131c57c185ffc8a4fa1392b2dc Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44416 Reviewed-by: Dean Sanner <dsanner@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44418 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Use PHB target in p9_phb_check_quiesceSachin Gupta2017-08-141-74/+15
| | | | | | | | | | | | | Change-Id: I94fd7cc0cbf13a59afeb2516eb30efce2277ff76 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44450 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Christian R. Geddes <crgeddes@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44453 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* reset the combined response address error capture latch in MPIPLSachin Gupta2017-08-131-5/+58
| | | | | | | | | | | Change-Id: Ifd8e7675ecedb76dc50aff5045d2c08bf1f47500 CQ: SW394022 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44324 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Shakeeb A. Pasha B K <shakeebbk@in.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Halt on zero instruction/load/store addressAdam Hale2017-08-112-2/+9
| | | | | | | | | | | | | | Change-Id: Ia865a3b89a22ff81c2099ce4688bae076e54b279 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44497 Reviewed-by: Michael S. Floyd <mfloyd@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: BRIAN D. VICTOR <brian.d.victor1@ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44503 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Update p9_sbe_load_bootloader Hwp to receive the addr-key stash-2Raja Das2017-08-114-1/+50
| | | | | | | | | | | | | | | | Change-Id: Id27b43085d1619bc9cfbe854dc46eac6ee85e170 RTC:166124 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/35883 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Nicholas E. Bofferding <bofferdn@us.ibm.com> Reviewed-by: Christian R. Geddes <crgeddes@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/35889 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
* p9_sbe_common -- update TP LFIR to match RAS XML v95Joe McGill2017-08-101-1/+1
| | | | | | | | | | | | | | | | change bits 22..25 to recoverable Change-Id: Ief3075d83e30572540da02bccb4a1fb96492e26c Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44244 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: Zane C. Shelley <zshelle@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44245 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Fakering and NO_DE_SWIZZLE can not go together.Sunil Kumar2017-08-091-0/+9
| | | | | | | | | | | | | | | | Fakering offsets will not match and no_deswizzle dumps more data per array. Change-Id: I189b68dcbb9ad31326701ced44f8968078e6d119 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44268 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Joachim Fenkes <fenkes@de.ibm.com> Reviewed-by: NAGENDRA K. GURRAM <nagendra.g@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44272 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Moving some sbefw functions to seepromspashabk-in2017-08-095-4/+102
| | | | | | | | Change-Id: Ifb4340e52be309897b1b5075b9d7af08ab2ae624 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/43585 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Adding p9 security blacklist and whitelist filespashabk-in2017-08-081-0/+824
| | | | | | | | | | | | Added p9_security_white_black_list.csv version 2 Change-Id: I16b95a13ffc71b900e5750759aa439ade5810292 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/42796 Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: SANTOSH BALASUBRAMANIAN <sbalasub@in.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
* Centaur istep 11 supportThi Tran2017-08-082-0/+295
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | initCompiler generate procedures & wrapper for Centaur SCAN initfiles porting Centaur initfiles into p9 for Centaur EC 21 update Initfile Compiler to generate wrapper and C/H Scan files for Centaur generate rings data to be pulled in Centaur HW image. centaur_ec_attributes remove all attributes previously used by SBE code -- only DD2 is supported cen_common_funcs cleanup trace messages add common clockstart module for NEST/MEM centaur_misc_constants define constants for PLL scan0 operations define MEM scan chiplet constant cen_tp_chiplet_init1 remove EC feature attribute qualifications -- only DD2 is supported scan0 flush TP PLL GPTR BNDY and FUNC ring cen_pll_initf cen_initf directly invoke generated scan HWPs until putRing support exists cen_chiplet_init remove EC feature attribute qualifications -- only DD2 is supported cen_startclocks initial release centaur.cleanup.pll.scan.initfile right justify spy value to match p9 initCompiler expectations centaur.dmi.scan.initfile update owner centaur.mba.scan.initfile remove EC feature attribute qualifications -- only DD2 is supported centaur.mbs.scan.initfile remove EC feature attribute qualifications -- only DD2 is supported add content missing from original port centaur.mem.pll.scan.initfile remove dummy settings centaur.nest.pll.scan.initfile adjust freq attributes to match P9 NEST attribute content remove dummy settings centaur.thermal.scan.initfile update owner add content missing from original port cen_mem_pll_setup cen_nest_startclocks remove, not required for P9 IPL flow add missing object depedencies create wrappers for all planned isteps RTC 163457 Change-Id: Idd0972207f356315f1e2f52f911e1cb27f72a737 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/32714 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: Richard J. Knight <rjknight@us.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/42878 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Modified gen_accessors script for greater supportAndre Marin2017-08-082-0/+19
| | | | | | | | | | | | | | | | | | | | | Added support for PROC TARGET, only creates accessors for attributes that have the mssAccessorName xml tag, added support for other non-mss attrs that don't have [port][dimm] indexes and that have target types other than MCS, MCBIST, and SYSTEM Change-Id: I6c76f8e7bbc0be1dade3f77f78d3371d16b609b2 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44255 Reviewed-by: Louis Stermole <stermole@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: JACOB L. HARVEY <jlharvey@us.ibm.com> Reviewed-by: Matt K. Light <mklight@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44256 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Level 3: For various PM HWPSangeetha T S2017-08-081-0/+1
| | | | | | | | | | | | | | | | | | | | | | | Commit provides level 3 readiness for following HWP : - p9_pm_init - p9_pm_occ_gpe_init - p9_pm_pba_init - p9_pm_pss_init - p9_pm_reset Change-Id: I5066a664a6c42198fb3d6fccaf4bfb641d79b890 RTC: 172617 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/40431 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: AMIT J. TENDOLKAR <amit.tendolkar@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/40433 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
OpenPOWER on IntegriCloud