summaryrefslogtreecommitdiffstats
path: root/src
diff options
context:
space:
mode:
authorspashabk-in <shakeebbk@in.ibm.com>2017-04-12 05:29:57 -0500
committerAMIT J. TENDOLKAR <amit.tendolkar@in.ibm.com>2017-04-18 06:39:28 -0400
commit862c9bec1784f0c6529d2dda92d7ebb8b102aef1 (patch)
tree4cf8e733d1745237b2ef761323038081fd6b56b4 /src
parent6ffb94a25a94db2380f40e154bdd707f0d8e601d (diff)
downloadtalos-sbe-862c9bec1784f0c6529d2dda92d7ebb8b102aef1.tar.gz
talos-sbe-862c9bec1784f0c6529d2dda92d7ebb8b102aef1.zip
Stop Clock fix for specific EX
Change-Id: Ife0fb58d32b47d78e5b278b604d5f243e82a9b41 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/39149 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: RAJA DAS <rajadas2@in.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com> Reviewed-by: AMIT J. TENDOLKAR <amit.tendolkar@in.ibm.com>
Diffstat (limited to 'src')
-rw-r--r--src/sbefw/sbecmdmpipl.C2
-rw-r--r--src/test/testcases/testStopClocks.py29
2 files changed, 25 insertions, 6 deletions
diff --git a/src/sbefw/sbecmdmpipl.C b/src/sbefw/sbecmdmpipl.C
index a1c1b187..9fed63e8 100644
--- a/src/sbefw/sbecmdmpipl.C
+++ b/src/sbefw/sbecmdmpipl.C
@@ -187,7 +187,7 @@ uint32_t sbeContinueMpipl(uint8_t *i_pArg)
// @return RC from the underlying FIFO utility
///////////////////////////////////////////////////////////////////////
#define SBE_IS_EX0(chipletId) \
- (((chipletId - EX_TARGET_OFFSET) & 0x0002) >> 1)
+ (!(((chipletId - CORE_CHIPLET_OFFSET) & 0x0002) >> 1))
/* @brief Bitmapped enumeration to identify the stop clock HWP call
*/
enum stopClockHWPType
diff --git a/src/test/testcases/testStopClocks.py b/src/test/testcases/testStopClocks.py
index 06723adf..6d665010 100644
--- a/src/test/testcases/testStopClocks.py
+++ b/src/test/testcases/testStopClocks.py
@@ -47,13 +47,18 @@ STOPCLOCK_EQ_TESTDATA = [0,0,0,0x3,
0,0,0xA9,0x03,
0x0,0x2,0x0,0x10] # target type/chiplet id
+STOPCLOCK_EX0_TESTDATA = [0,0,0,0x3,
+ 0,0,0xA9,0x03,
+ 0x0,0x1,0x0,0x24] # target type/chiplet id
+
+STOPCLOCK_EX1_TESTDATA = [0,0,0,0x3,
+ 0,0,0xA9,0x03,
+ 0x0,0x1,0x0,0x26] # target type/chiplet id
+
STOPCLOCK_ALL_EQ_TESTDATA = [0,0,0,0x3,
0,0,0xA9,0x03,
0x0,0x4,0x0,0xFF] # target type/chiplet id
-STOPCLOCK_EQ_EXPDATA = [0xc0,0xde,0xa9,0x03,
- 0x0,0x0,0x0,0x0,
- 0x0,0x0,0x0,0x03];
STOPCLOCK_INVALIDTARGET_TESTDATA = [0,0,0,0x3,
0,0,0xA9,0x03,
0x0,0x09,0x00,0x20] # target type/chiplet id
@@ -82,14 +87,28 @@ def main( ):
testUtil.runCycles( 10000000 )
testUtil.writeUsFifo( STOPCLOCK_EQ_TESTDATA )
testUtil.writeEot( )
- testUtil.readDsFifo( STOPCLOCK_EQ_EXPDATA )
+ testUtil.readDsFifo( STOPCLOCK_PASS_EXPDATA )
+ testUtil.runCycles( 10000000 )
+ testUtil.readEot( )
+
+ testUtil.runCycles( 10000000 )
+ testUtil.writeUsFifo( STOPCLOCK_EX0_TESTDATA )
+ testUtil.writeEot( )
+ testUtil.readDsFifo( STOPCLOCK_PASS_EXPDATA )
+ testUtil.runCycles( 10000000 )
+ testUtil.readEot( )
+
+ testUtil.runCycles( 10000000 )
+ testUtil.writeUsFifo( STOPCLOCK_EX1_TESTDATA )
+ testUtil.writeEot( )
+ testUtil.readDsFifo( STOPCLOCK_PASS_EXPDATA )
testUtil.runCycles( 10000000 )
testUtil.readEot( )
#
# testUtil.runCycles( 10000000 )
# testUtil.writeUsFifo( STOPCLOCK_ALL_EQ_TESTDATA )
# testUtil.writeEot( )
-# testUtil.readDsFifo( STOPCLOCK_EQ_EXPDATA )
+# testUtil.readDsFifo( STOPCLOCK_PASS_EXPDATA )
# testUtil.runCycles( 10000000 )
# testUtil.readEot( )
OpenPOWER on IntegriCloud