summaryrefslogtreecommitdiffstats
path: root/src/test/testcases
diff options
context:
space:
mode:
authorspashabk-in <shakeebbk@in.ibm.com>2017-03-02 00:44:52 -0600
committerSachin Gupta <sgupta2m@in.ibm.com>2017-03-10 00:28:51 -0500
commit9b5d10bc9b96689b6d463f8c91000b3e44449611 (patch)
tree1fc8468c3ef2e91e0a8e95d6f7970b75755a50f9 /src/test/testcases
parent2182092cda4f20aeae6829def08631b34f62d3b6 (diff)
downloadtalos-sbe-9b5d10bc9b96689b6d463f8c91000b3e44449611.tar.gz
talos-sbe-9b5d10bc9b96689b6d463f8c91000b3e44449611.zip
Correct PBA testcase
Change-Id: If2ecafad81462f6fb040ab0833a8b2142d0b2892 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/37327 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: RAJA DAS <rajadas2@in.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
Diffstat (limited to 'src/test/testcases')
-rw-r--r--src/test/testcases/testMemPBA.py10
-rw-r--r--src/test/testcases/testMemUtil.py6
2 files changed, 10 insertions, 6 deletions
diff --git a/src/test/testcases/testMemPBA.py b/src/test/testcases/testMemPBA.py
index 1ec1c0a4..dc52bc38 100644
--- a/src/test/testcases/testMemPBA.py
+++ b/src/test/testcases/testMemPBA.py
@@ -49,7 +49,7 @@ def main( ):
readData = testMemUtil.getmem(0x08000000, 128*3, 0x02)
data = os.urandom(128)
data = [ord(c) for c in data]
- testMemUtil.putmem(0x08000000+128, data, 0xA5)
+ testMemUtil.putmem(0x08000000+128, data, 0x02)
readBackData = testMemUtil.getmem(0x08000000, 128*3, 0x02)
sandwichData = readData[:128]+data+readData[len(data)+128:]
if(sandwichData == readBackData):
@@ -79,7 +79,7 @@ def main( ):
readData = testMemUtil.getmem(0x08000000, 128*3, 0x22)
data = os.urandom(128)
data = [ord(c) for c in data]
- testMemUtil.putmem(0x08000000+128, data, 0xA5)
+ testMemUtil.putmem(0x08000000+128, data, 0x22)
readBackData = testMemUtil.getmem(0x08000000, 128*3, 0x22)
sandwichData = readData[:128]+data+readData[len(data)+128:]
if(sandwichData == readBackData):
@@ -96,9 +96,9 @@ def main( ):
# Put mem PBA - W FMODE, W LCO
data = os.urandom(128*2)
data = [ord(c) for c in data]
- testMemUtil.putmem(0x08000000, data, 0x22)
+ testMemUtil.putmem(0x08000000, data, 0x62)
# Get mem PBA
- readData = testMemUtil.getmem(0x08000000, 128*2, 0x22)
+ readData = testMemUtil.getmem(0x08000000, 128*2, 0x62)
if(data == readData):
print ("Success - Write-Read PBA - W FMODE, W LCO")
else:
@@ -109,7 +109,7 @@ def main( ):
readData = testMemUtil.getmem(0x08000000, 128*3, 0x62)
data = os.urandom(128)
data = [ord(c) for c in data]
- testMemUtil.putmem(0x08000000+128, data, 0xA5)
+ testMemUtil.putmem(0x08000000+128, data, 0x62)
readBackData = testMemUtil.getmem(0x08000000, 128*3, 0x62)
sandwichData = readData[:128]+data+readData[len(data)+128:]
if(sandwichData == readBackData):
diff --git a/src/test/testcases/testMemUtil.py b/src/test/testcases/testMemUtil.py
index 30bb94bd..48d1876a 100644
--- a/src/test/testcases/testMemUtil.py
+++ b/src/test/testcases/testMemUtil.py
@@ -61,9 +61,13 @@ def putmem(addr, data, flags, ecc=0):
if(len(data) < 8):
data = data+[0]*(4-len(data))
totalLen = 5 + len(data)/4
+ coreChipletId = 0x00
+ if (flags & 0x0040):
+ # LCO mode is set, so chiplet id - 0x20
+ coreChipletId = 0x20
req = (getsingleword(totalLen)
+[ 0,0,0xA4,0x02]
- +[0, ecc]
+ +[coreChipletId, ecc]
+gethalfword(flags)
#0,0,0x0,0xA5] #CoreChipletId/EccByte/Flags -> NoEccOverride/CacheInhibit/FastMode/NoTag/NoEcc/AutoIncr/Adu/Proc
+ getdoubleword(addr)
OpenPOWER on IntegriCloud