diff options
| author | Dan Crowell <dcrowell@us.ibm.com> | 2017-11-16 13:54:18 -0600 |
|---|---|---|
| committer | Sachin Gupta <sgupta2m@in.ibm.com> | 2017-12-01 00:51:10 -0500 |
| commit | f5ee8955f2bb543ff57ee006480a30cad08285ed (patch) | |
| tree | 2dc2cda7df5e6a8401684a835738d573003eebd8 /src/import/chips | |
| parent | fca1480ab5511cc85ae05e688987eada1cafd9ba (diff) | |
| download | talos-sbe-f5ee8955f2bb543ff57ee006480a30cad08285ed.tar.gz talos-sbe-f5ee8955f2bb543ff57ee006480a30cad08285ed.zip | |
Revert ATTR_CEN_ECID back to ATTR_ECID
Firmware needs a common attribute for all chip targets
Change-Id: Ia448b73bed691f493c7edb98e675e6febce74d23
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/49941
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com>
Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com>
Reviewed-by: ANDRE A. MARIN <aamarin@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/49944
Reviewed-by: Hostboot Team <hostboot@us.ibm.com>
Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
Diffstat (limited to 'src/import/chips')
| -rwxr-xr-x | src/import/chips/p9/procedures/xml/attribute_info/pervasive_attributes.xml | 6 |
1 files changed, 2 insertions, 4 deletions
diff --git a/src/import/chips/p9/procedures/xml/attribute_info/pervasive_attributes.xml b/src/import/chips/p9/procedures/xml/attribute_info/pervasive_attributes.xml index d58e393e..6039d77b 100755 --- a/src/import/chips/p9/procedures/xml/attribute_info/pervasive_attributes.xml +++ b/src/import/chips/p9/procedures/xml/attribute_info/pervasive_attributes.xml @@ -271,11 +271,9 @@ <attribute> <id>ATTR_ECID</id> - <targetType>TARGET_TYPE_PROC_CHIP</targetType> + <targetType>TARGET_TYPE_PROC_CHIP,TARGET_TYPE_MEMBUF_CHIP</targetType> <description>Bits 0 to 63 of the ECID in array entry 0 and bits 64 to 127 in ECID array entry 1 - Created from running the mss_get_cen_ecid.C - Firmware shares some code with the processor, - so the attribute is named so they can point at a target and have common function.</description> + Populated by HWP called during IPL.</description> <valueType>uint64</valueType> <writeable/> <odmVisable/> |
