diff options
author | Yue Du <daviddu@us.ibm.com> | 2017-11-05 16:57:15 -0600 |
---|---|---|
committer | Sachin Gupta <sgupta2m@in.ibm.com> | 2017-12-15 21:11:53 -0500 |
commit | ee644a4d14e2a0aa26df6e94c327eca2865db783 (patch) | |
tree | 953c612de6b7706fe157ef30bf6afac56d59cd41 /src/import/chips | |
parent | 74f757c5baf0341385e7ee950f8c6215020086da (diff) | |
download | talos-sbe-ee644a4d14e2a0aa26df6e94c327eca2865db783.tar.gz talos-sbe-ee644a4d14e2a0aa26df6e94c327eca2865db783.zip |
STOP/PState: SGPE/PGPE Error Handling Support
Upon PGPE Halt
1) SGPE performs STOP Recovery Trigger to set
a malfunction alert and removes PGPE IPCs
from wake-up decisions.
2) CME is interrupted by QPPM OCC Heartbeat
Lost that PGPE stopped updating
Upon SGPE Halt
1) PGPE moves to Psafe
2) PGPE performs STOP Recovery Trigger to set
a malfunction alert.
This commit also includes SGPE Panic Code
Cleanup such as debug halt support.
However PGPE Panic Code Cleanup is dealt in
a different commit
Key_Cronus_Test=PM_REGRESS
Change-Id: I893aa1ef21d2f684722b8c10dbbeb92b9505c1c4
CQ: SW410252
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/49275
Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com>
Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com>
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Reviewed-by: Michael S. Floyd <mfloyd@us.ibm.com>
Reviewed-by: RAHUL BATRA <rbatra@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/49429
Reviewed-by: Hostboot Team <hostboot@us.ibm.com>
Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
Diffstat (limited to 'src/import/chips')
-rw-r--r-- | src/import/chips/p9/procedures/hwp/lib/p9_pm_hcd_flags.h | 8 |
1 files changed, 8 insertions, 0 deletions
diff --git a/src/import/chips/p9/procedures/hwp/lib/p9_pm_hcd_flags.h b/src/import/chips/p9/procedures/hwp/lib/p9_pm_hcd_flags.h index 561afbd3..f45bf885 100644 --- a/src/import/chips/p9/procedures/hwp/lib/p9_pm_hcd_flags.h +++ b/src/import/chips/p9/procedures/hwp/lib/p9_pm_hcd_flags.h @@ -68,6 +68,12 @@ enum PM_GPE_OCCFLG_DEFS REQUEST_OCC_SAFE_STATE = 31 }; +//Enum form of OCC FLAG2. +enum PM_GPE_OCCFLG2_DEFS +{ + STOP_RECOVERY_TRIGGER_ENABLE = 29 +}; + // //Enum form of OCC SCRATCH2. // @@ -82,6 +88,7 @@ enum PM_GPE_OCC_SCRATCH2_DEFS PGPE_DEBUG_TRAP_ENABLE = 10, L3_CONTAINED_MODE = 11, PGPE_SAFE_MODE_ERROR = 12, + PM_DEBUG_HALT_ENABLE = 15, PGPE_OP_TRACE_DISABLE = 24, PGPE_OP_TRACE_MEM_MODE = 25 }; @@ -104,6 +111,7 @@ enum PM_CME_FLAGS_DEFS CME_FLAGS_STOP_BLOCK_ENTRY_C0 = 10, CME_FLAGS_STOP_BLOCK_ENTRY_C1 = 11, CME_FLAGS_CORE_QUIESCE_ACTIVE = 12, + CME_FLAGS_PM_DEBUG_HALT_ENABLE = 13, CME_FLAGS_WAIT_ON_PSTATE_START = 14, CME_FLAGS_PSTATES_ENABLED = 24, CME_FLAGS_FREQ_UPDT_DISABLE = 25, |