summaryrefslogtreecommitdiffstats
path: root/src/import/chips
diff options
context:
space:
mode:
authorBen Gass <bgass@us.ibm.com>2018-10-19 07:32:27 -0500
committerRAJA DAS <rajadas2@in.ibm.com>2019-07-30 13:56:16 -0500
commitdfae3a84ef5c82b843e9a242f92e0c589af2424d (patch)
tree2bad65ab80890be79bddcc29151a76616ed188ae /src/import/chips
parent0bb6050f327837045cfd3e573b19020b63b07d16 (diff)
downloadtalos-sbe-dfae3a84ef5c82b843e9a242f92e0c589af2424d.tar.gz
talos-sbe-dfae3a84ef5c82b843e9a242f92e0c589af2424d.zip
Update p9_mss_eff_grouping for Axone support
Add p9a_omi_setup_bars procedure Add eclipse project files to .gitignore Change-Id: I886807d7c74b0dc367d4823909cad573f35ad77b Original-Change-Id: Ia18cd213ac8b3682e5718b3c631dad631b97170f Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/67755 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/81260 Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
Diffstat (limited to 'src/import/chips')
-rw-r--r--src/import/chips/p9/common/include/p9a_misc_scom_addresses.H6
-rw-r--r--src/import/chips/p9/common/include/p9a_misc_scom_addresses_fld.H17
2 files changed, 23 insertions, 0 deletions
diff --git a/src/import/chips/p9/common/include/p9a_misc_scom_addresses.H b/src/import/chips/p9/common/include/p9a_misc_scom_addresses.H
index cfcf3127..02220c27 100644
--- a/src/import/chips/p9/common/include/p9a_misc_scom_addresses.H
+++ b/src/import/chips/p9/common/include/p9a_misc_scom_addresses.H
@@ -18136,4 +18136,10 @@ static const uint64_t P9A_PU_NPU2_NTL1_XTS_PMU_CNT =
static const uint64_t P9A__NTL1_XTS_PMU_CNT = 0x050116F8ull;
+//Manual additions
+static const uint64_t P9A_MI_MCFGPM0 = 0x05010820ull;
+static const uint64_t P9A_MI_MCFGPM1 = 0x05010830ull;
+static const uint64_t P9A_MI_MCFGPM0A = 0x05010821ull;
+static const uint64_t P9A_MI_MCFGPM1A = 0x05010831ull;
+
#endif
diff --git a/src/import/chips/p9/common/include/p9a_misc_scom_addresses_fld.H b/src/import/chips/p9/common/include/p9a_misc_scom_addresses_fld.H
index 860654a3..d1cd174c 100644
--- a/src/import/chips/p9/common/include/p9a_misc_scom_addresses_fld.H
+++ b/src/import/chips/p9/common/include/p9a_misc_scom_addresses_fld.H
@@ -58516,4 +58516,21 @@ static const uint8_t P9A_PU_NPU2_NTL1_XTS_PMU_CNT_CNT2_LEN = 1
static const uint8_t P9A_PU_NPU2_NTL1_XTS_PMU_CNT_CNT3 = 48 ;
static const uint8_t P9A_PU_NPU2_NTL1_XTS_PMU_CNT_CNT3_LEN = 16 ;
+// Manual additions
+static const uint64_t P9A_MI_MCFGPM0_VALID = 0;
+static const uint64_t P9A_MI_MCFGPM0_GROUP_BASE_ADDRESS = 1;
+static const uint64_t P9A_MI_MCFGPM0_GROUP_BASE_ADDRESS_LEN = 24;
+static const uint64_t P9A_MI_MCFGPM0_GROUP_SIZE = 25;
+static const uint64_t P9A_MI_MCFGPM0_GROUP_SIZE_LEN = 15;
+
+static const uint64_t P9A_MI_MCFGPM0A_HOLE_VALID = 0;
+static const uint64_t P9A_MI_MCFGPM0A_HOLE_LOWER_ADDRESS = 1;
+static const uint64_t P9A_MI_MCFGPM0A_HOLE_LOWER_ADDRESS_LEN = 15;
+static const uint64_t P9A_MI_MCFGPM0A_SMF_VALID = 22;
+static const uint64_t P9A_MI_MCFGPM0A_SMF_EXTEND_TO_END_OF_RANGE = 23;
+static const uint64_t P9A_MI_MCFGPM0A_SMF_LOWER_ADDRESS = 24;
+static const uint64_t P9A_MI_MCFGPM0A_SMF_LOWER_ADDRESS_LEN = 19;
+static const uint64_t P9A_MI_MCFGPM0A_SMF_UPPER_ADDRESS = 43;
+static const uint64_t P9A_MI_MCFGPM0A_SMF_UPPER_ADDRESS_LEN = 19;
+
#endif
OpenPOWER on IntegriCloud