summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/xip/p9_xip_image.h
diff options
context:
space:
mode:
authorClaus Michael Olsen <cmolsen@us.ibm.com>2017-12-29 14:04:28 -0600
committerSachin Gupta <sgupta2m@in.ibm.com>2018-01-14 07:50:47 -0500
commit12529174e4716303fd95a4735a3cb7f1bc4bf96b (patch)
treeb790410c7ab42ac3f08939a8be1589b730d07202 /src/import/chips/p9/xip/p9_xip_image.h
parentfc81ad0fabee2baa778e6c3063a698fe80869dcf (diff)
downloadtalos-sbe-12529174e4716303fd95a4735a3cb7f1bc4bf96b.tar.gz
talos-sbe-12529174e4716303fd95a4735a3cb7f1bc4bf96b.zip
xip_customize and TOR API: Improved DD level verification
This update propagates the extracted EC level in xip_customize through to the TOR API via the call to tor_get_single_ring(). The TOR API has been updated to verify that the requested DD level matches matches the DD level in the TOR header of the supplied ring section which, in the case of xip_customize, is an .overlays ring section. Key_Cronus_Test=XIP_REGRESS Change-Id: Ic087c269306acc0afcb8c759fe68eac63ae93d29 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/51339 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: Sumit Kumar <sumit_kumar@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/51349 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
Diffstat (limited to 'src/import/chips/p9/xip/p9_xip_image.h')
-rw-r--r--src/import/chips/p9/xip/p9_xip_image.h8
1 files changed, 3 insertions, 5 deletions
diff --git a/src/import/chips/p9/xip/p9_xip_image.h b/src/import/chips/p9/xip/p9_xip_image.h
index 4dfbbbf5..a78befa1 100644
--- a/src/import/chips/p9/xip/p9_xip_image.h
+++ b/src/import/chips/p9/xip/p9_xip_image.h
@@ -5,7 +5,7 @@
/* */
/* OpenPOWER sbe Project */
/* */
-/* Contributors Listed Below - COPYRIGHT 2015,2017 */
+/* Contributors Listed Below - COPYRIGHT 2015,2018 */
/* [+] International Business Machines Corp. */
/* */
/* */
@@ -248,9 +248,6 @@ typedef enum {
/// gaurantee that the something will be able to complete any 8-byte load/store.
#define P9_XIP_FINAL_ALIGNMENT 8
-/// Local undefined DD level value.
-#define P9_XIP_UNDEFINED_DDLEVEL (uint8_t)0xff
-
////////////////////////////////////////////////////////////////////////////
// C Definitions
@@ -263,6 +260,7 @@ typedef enum {
#include <stdint.h>
#endif
#include <stddef.h>
+#include <common_ringId.H>
#ifdef __cplusplus
extern "C" {
@@ -713,7 +711,7 @@ p9_xip_get_section(const void* i_image,
P9XipSection* o_hostSection);
#else
P9XipSection* o_hostSection,
- uint8_t i_ddLevel=P9_XIP_UNDEFINED_DDLEVEL);
+ uint8_t i_ddLevel=UNDEFINED_DD_LEVEL);
#endif
OpenPOWER on IntegriCloud