diff options
author | Tsung Yeung <tyeung@us.ibm.com> | 2018-11-30 15:28:03 -0500 |
---|---|---|
committer | Sachin Gupta <sgupta2m@in.ibm.com> | 2019-01-11 02:48:21 -0600 |
commit | baa99608f3cd654fd51dedaba1060be2fc5acf48 (patch) | |
tree | 435ca8536cb99ee4e814b0c240530c6d278ef2b0 /src/import/chips/p9/procedures/xml/attribute_info | |
parent | 8fd3e3a6f64c351149a1a8f0486c0dd82fae4977 (diff) | |
download | talos-sbe-baa99608f3cd654fd51dedaba1060be2fc5acf48.tar.gz talos-sbe-baa99608f3cd654fd51dedaba1060be2fc5acf48.zip |
P9: NVDIMM SBE Support to Trigger Catastrophic Save
- Adds attribute to indicate which ports contain NVDIMM
- Subroutine to trigger CSAVE on ports with NVDIMM
Change-Id: I5fc9ead249dda0062ca3ac5237113688a22eb50c
CQ:SW452306
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/69314
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com>
Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Reviewed-by: Sunil Kumar <skumar8j@in.ibm.com>
Reviewed-by: Louis Stermole <stermole@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/69817
Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures/xml/attribute_info')
-rw-r--r-- | src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml | 20 | ||||
-rw-r--r-- | src/import/chips/p9/procedures/xml/attribute_info/p9_sbe_attributes.xml | 6 |
2 files changed, 24 insertions, 2 deletions
diff --git a/src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml b/src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml index 45752794..31abc670 100644 --- a/src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml +++ b/src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml @@ -5,7 +5,7 @@ <!-- --> <!-- OpenPOWER sbe Project --> <!-- --> -<!-- Contributors Listed Below - COPYRIGHT 2015,2018 --> +<!-- Contributors Listed Below - COPYRIGHT 2015,2019 --> <!-- [+] International Business Machines Corp. --> <!-- --> <!-- --> @@ -3314,4 +3314,22 @@ <mssAccessorName>wr_vref_offset</mssAccessorName> </attribute> + <attribute> + <id>ATTR_SBE_NVDIMM_IN_PORT</id> + <targetType>TARGET_TYPE_PROC_CHIP</targetType> + <description> + A bitmap to indicate which ports under the processor have NVDIMM + plugged. This is needed to support SBE to trigger CSAVE during + controlled shutdown, warm reboot, and MPIPL. + For example, 0b11000000 indicates port 0 and 1 contain NVDIMMs. + creator: eff_confg + consumer: SBE + </description> + <initToZero></initToZero> + <valueType>uint8</valueType> + <writeable/> + <enum> NO = 0, YES = 1 </enum> + <mssAccessorName>sbe_nvdimm_in_port</mssAccessorName> + </attribute> + </attributes> diff --git a/src/import/chips/p9/procedures/xml/attribute_info/p9_sbe_attributes.xml b/src/import/chips/p9/procedures/xml/attribute_info/p9_sbe_attributes.xml index ccfd27ce..841b62b2 100644 --- a/src/import/chips/p9/procedures/xml/attribute_info/p9_sbe_attributes.xml +++ b/src/import/chips/p9/procedures/xml/attribute_info/p9_sbe_attributes.xml @@ -5,7 +5,7 @@ <!-- --> <!-- OpenPOWER sbe Project --> <!-- --> -<!-- Contributors Listed Below - COPYRIGHT 2015,2018 --> +<!-- Contributors Listed Below - COPYRIGHT 2015,2019 --> <!-- [+] International Business Machines Corp. --> <!-- --> <!-- --> @@ -330,6 +330,10 @@ <name>ATTR_FUSED_CORE_MODE</name> <value>0x0</value> </entry> + <entry> + <name>ATTR_SBE_NVDIMM_IN_PORT</name> + <value>0x00</value> + </entry> <!-- See chip_attributes.xml for a description of ATTR_EC --> <entry> |