diff options
author | CHRISTINA L. GRAVES <clgraves@us.ibm.com> | 2016-09-19 09:34:17 -0500 |
---|---|---|
committer | Sachin Gupta <sgupta2m@in.ibm.com> | 2016-10-24 11:51:35 -0400 |
commit | 1c691b81d264a66d1800d992b436cff37a0cb5ef (patch) | |
tree | fa4c0af5afa04e83b7e0f0159119abc16099ab1a /src/import/chips/p9/procedures/hwp/nest/p9_sbe_check_quiesce.H | |
parent | 06645d5d01ef757a42880d672ff2dd1418d420ed (diff) | |
download | talos-sbe-1c691b81d264a66d1800d992b436cff37a0cb5ef.tar.gz talos-sbe-1c691b81d264a66d1800d992b436cff37a0cb5ef.zip |
Adding in system checkstop if anything fails and removing PHB targets
Change-Id: I0c29498adb2b7539955ec3bc4e6772f037ca017e
Original-Change-Id: Iafec57d821b7ef012e9094cc911e4e5aa41d315a
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/30171
Reviewed-by: Thi N. Tran <thi@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com>
Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/31708
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures/hwp/nest/p9_sbe_check_quiesce.H')
-rw-r--r-- | src/import/chips/p9/procedures/hwp/nest/p9_sbe_check_quiesce.H | 10 |
1 files changed, 4 insertions, 6 deletions
diff --git a/src/import/chips/p9/procedures/hwp/nest/p9_sbe_check_quiesce.H b/src/import/chips/p9/procedures/hwp/nest/p9_sbe_check_quiesce.H index 11eef202..1163180d 100644 --- a/src/import/chips/p9/procedures/hwp/nest/p9_sbe_check_quiesce.H +++ b/src/import/chips/p9/procedures/hwp/nest/p9_sbe_check_quiesce.H @@ -67,6 +67,10 @@ typedef fapi2::ReturnCode //----------------------------------------------------------------------------------- // Constant definitions //----------------------------------------------------------------------------------- +const uint32_t PHB_HV_IND_ADDR_VALID_BIT = 0; +const uint32_t PHB_HV_IND_ADDR_START_BIT = 52; +const uint32_t PHB_HV_IND_ADDR_LEN = 12; + extern "C" { @@ -80,12 +84,6 @@ extern "C" { fapi2::ReturnCode p9_sbe_check_quiesce( const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target); - /// @brief Helper function to check the quiesce on OCC/PM - /// @param[in] i_target => P9 chip target - /// @return FAPI_RC_SUCCESS if the check_quiesce completes successfully - fapi2::ReturnCode p9_occ_pm_check_quiesce( - const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target); - /// @brief Helper function to check the quiesce on EC/EQ /// @param[in] i_target => P9 chip target /// @return FAPI_RC_SUCCESS if the check_quiesce completes successfully |