diff options
| author | Basabjit Sengupta <basengup@in.ibm.com> | 2016-02-18 05:29:43 -0600 |
|---|---|---|
| committer | AMIT J. TENDOLKAR <amit.tendolkar@in.ibm.com> | 2016-03-11 00:44:07 -0500 |
| commit | 8c2dd959c882662c96ca681872a1bc9a6c8f0e24 (patch) | |
| tree | afc15ec1fb4b273c91b5413574202b3dfea57a16 /sbe/test | |
| parent | e26f39f038e75141a7fcd65955c005c4b68eb0da (diff) | |
| download | talos-sbe-8c2dd959c882662c96ca681872a1bc9a6c8f0e24.tar.gz talos-sbe-8c2dd959c882662c96ca681872a1bc9a6c8f0e24.zip | |
Enable PBA test cases into CI
Change-Id: Ib13b0971451ba252f6259a8a5ad56a44f7d4a470
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/21061
Tested-by: Jenkins Server
Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
Reviewed-by: AMIT J. TENDOLKAR <amit.tendolkar@in.ibm.com>
Diffstat (limited to 'sbe/test')
| -rwxr-xr-x | sbe/test/test.xml | 1 | ||||
| -rw-r--r-- | sbe/test/testPutGetMem.xml | 15 |
2 files changed, 1 insertions, 15 deletions
diff --git a/sbe/test/test.xml b/sbe/test/test.xml index abcb8c5c..d8ad0a2c 100755 --- a/sbe/test/test.xml +++ b/sbe/test/test.xml @@ -31,6 +31,7 @@ <include>../simics/targets/p9_nimbus/sbeTest/testIstep.xml</include> <include>../simics/targets/p9_nimbus/sbeTest/testScom.xml</include> <include>../simics/targets/p9_nimbus/sbeTest/testGeneric.xml</include> + <include>../simics/targets/p9_nimbus/sbeTest/testPutGetMem.xml</include> <testcase> <simcmd>sbe-trace</simcmd> </testcase> diff --git a/sbe/test/testPutGetMem.xml b/sbe/test/testPutGetMem.xml index 49212786..d8939eb2 100644 --- a/sbe/test/testPutGetMem.xml +++ b/sbe/test/testPutGetMem.xml @@ -1,20 +1,5 @@ <?xml version="1.0" encoding="UTF-8"?> - <!-- Workaround to set clock regs. Once simics have fix, we can remove it --> - <testcase> - <simcmd>p9Proc0.proc_chip.invoke parallel_store LOGIC 0xffc50000 \"00000000_00000001\" 64</simcmd> - </testcase> - <!-- Workaround to configure L3 cache on Simics. Once simics have all the support integrated, we can remove it --> - <testcase> - <simcmd>p9Proc0.proc_fsi2host_mbox->responder_enable =1</simcmd> - <simcmd>@conf.p9Proc0.proc_chip.iface.signal.signal_raise()</simcmd> - <simcmd>p9Proc0.proc_chip.invoke parallel_store STARTSBEREGS 0 "80000000" 32</simcmd> - </testcase> - <!-- Run trace script framework --> - <testcase> - <simcmd>run-python-file simics-debug-framework.py</simcmd> - </testcase> - <!-- Write value to the PBA region and then read it back --> <testcase> <simcmd>run-python-file targets/p9_nimbus/sbeTest/testPutMem.py</simcmd> <exitonerror>yes</exitonerror> |
