summaryrefslogtreecommitdiffstats
path: root/sbe/build
diff options
context:
space:
mode:
authorSunil.Kumar <skumar8j@in.ibm.com>2015-12-01 06:32:53 -0600
committerAmit J. Tendolkar <amit.tendolkar@in.ibm.com>2015-12-08 04:07:19 -0600
commit02632c435f420892f94ecf1a39785ed39e6fd62f (patch)
treeb465d4f8e695df250ceacfe403790a997483c978 /sbe/build
parentb50b79a16f7face41d9d4fbb5983af76c7d3de26 (diff)
downloadtalos-sbe-02632c435f420892f94ecf1a39785ed39e6fd62f.tar.gz
talos-sbe-02632c435f420892f94ecf1a39785ed39e6fd62f.zip
Makefile Infra
Change-Id: I541cbf57945ab77f7e2575745dc2cc6b839687b5 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22362 Tested-by: Jenkins Server Reviewed-by: Basabjit Sengupta <basengup@in.ibm.com> Reviewed-by: Amit J. Tendolkar <amit.tendolkar@in.ibm.com>
Diffstat (limited to 'sbe/build')
-rw-r--r--sbe/build/citest/etc/patches/p9n.chip.patch5
-rw-r--r--sbe/build/citest/etc/patches/patchlist.txt16
-rwxr-xr-xsbe/build/citest/etc/workarounds.postsimsetup4
3 files changed, 20 insertions, 5 deletions
diff --git a/sbe/build/citest/etc/patches/p9n.chip.patch b/sbe/build/citest/etc/patches/p9n.chip.patch
new file mode 100644
index 00000000..ceee66c1
--- /dev/null
+++ b/sbe/build/citest/etc/patches/p9n.chip.patch
@@ -0,0 +1,5 @@
+570a571,574
+>
+> # scratch pad register
+> 0x0005003F
+>
diff --git a/sbe/build/citest/etc/patches/patchlist.txt b/sbe/build/citest/etc/patches/patchlist.txt
index 5bf8c309..0f9ad16e 100644
--- a/sbe/build/citest/etc/patches/patchlist.txt
+++ b/sbe/build/citest/etc/patches/patchlist.txt
@@ -1,6 +1,12 @@
# Example Format
-Brief description of the problem or reason for patch
--RTC: Task/Story used to remove this patch
--CQ: Defect/Req for checking the changes into fips910
--Files: list of files
--Coreq: list of associated changes, e.g. workarounds.presimsetup
+#Brief description of the problem or reason for patch
+#-RTC: Task/Story used to remove this patch
+#-CQ: Defect/Req for checking the changes into fips910
+#-Files: list of files
+#-Coreq: list of associated changes, e.g. workarounds.presimsetup
+
+RTC: 142706
+Files: P9n.chip. This patch is used to add missing register in scomdef file.
+ As test verification of all isteps, updated scomdef, p9n.chip
+ will be added in CMVC.
+
diff --git a/sbe/build/citest/etc/workarounds.postsimsetup b/sbe/build/citest/etc/workarounds.postsimsetup
index e19a6c02..49053538 100755
--- a/sbe/build/citest/etc/workarounds.postsimsetup
+++ b/sbe/build/citest/etc/workarounds.postsimsetup
@@ -9,3 +9,7 @@
#cp $BACKING_BUILD/src/simu/data/cec-chip/base_cec_chip_file $sb/simu/data/cec-chip
#patch -p0 $sb/simu/data/cec-chip/base_cec_chip_file $HOSTBOOTROOT/src/build/citest/etc/patches/my_patch_File
+echo "+++ Updating p9n.chip file"
+mkdir -p $sb/simu/data/cec-chip
+cp $BACKING_BUILD/src/simu/data/cec-chip/p9n.chip $sb/simu/data/cec-chip
+patch -p0 $sb/simu/data/cec-chip/p9n.chip $SBEROOT/sbe/build/citest/etc/patches/p9n.chip.patch
OpenPOWER on IntegriCloud