summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorThi Tran <thi@us.ibm.com>2016-09-23 14:56:59 -0500
committerSachin Gupta <sgupta2m@in.ibm.com>2016-09-26 14:39:03 -0400
commit6124b03a2ec4471dfae9f07129ff64cdb1b6cc44 (patch)
tree76caaf51a166eac98faa05dd57aec463f28fdce6
parent1359652e4f8a9aa8cff3583b120ca33858cabf8f (diff)
downloadtalos-sbe-6124b03a2ec4471dfae9f07129ff64cdb1b6cc44.tar.gz
talos-sbe-6124b03a2ec4471dfae9f07129ff64cdb1b6cc44.zip
Fix MCFGP table look up when MCA is garded out
Also fix incorrect description of ATTR_MSS_MEM_MC_IN_GROUP Change-Id: I7c793373b5c124c56ab9caa30dcc7e5cfe7253ca CQ:SW366015 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/30193 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/30194 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
-rw-r--r--src/import/chips/p9/procedures/xml/attribute_info/nest_attributes.xml8
1 files changed, 4 insertions, 4 deletions
diff --git a/src/import/chips/p9/procedures/xml/attribute_info/nest_attributes.xml b/src/import/chips/p9/procedures/xml/attribute_info/nest_attributes.xml
index 70df0df4..a9fb0b6f 100644
--- a/src/import/chips/p9/procedures/xml/attribute_info/nest_attributes.xml
+++ b/src/import/chips/p9/procedures/xml/attribute_info/nest_attributes.xml
@@ -878,14 +878,14 @@
<id>ATTR_MSS_MEM_MC_IN_GROUP</id>
<targetType>TARGET_TYPE_PROC_CHIP</targetType>
<description>
- An 8 bit vector that would be a designation of which MC (Nimbus MCS or
+ An 8 bit vector that would be a designation of which MC (Nimbus MCA or
Cumulus MI) are involved in the group.
So the bits would represent
Nimbus Cumulus
- Bit 0 MCS0 MI0
- Bit 1 MCS1 MI1
+ Bit 0 MCA0 MI0
+ Bit 1 MCA1 MI1
.....
- Bit 7 MCS7 MI7
+ Bit 7 MCA7 MI7
Set by p9_mss_eff_grouping
</description>
<valueType>uint8</valueType>
OpenPOWER on IntegriCloud