Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Blackfin arch: reorganize headers slightly so we can be sure things are defin... | Mike Frysinger | 2007-07-25 | 1 | -5/+2 |
* | Blackfin arch: use the [CS]SYNC() macros which include anomaly workarounds ra... | Mike Frysinger | 2007-07-25 | 1 | -1/+1 |
* | Blackfin arch: fix the aliased write macros | Robin Getz | 2007-08-05 | 1 | -2/+2 |
* | Blackfin arch: setup aliases for some core Core A MMRs | Mike Frysinger | 2007-07-24 | 1 | -0/+6 |
* | Blackfin arch: clean up some coding style issues | Bryan Wu | 2007-07-12 | 1 | -1/+0 |
* | Blackfin arch: add missing implementations SIC_IWR crosses several registers | Michael Hennerich | 2007-06-21 | 1 | -3/+7 |
* | Blackfin arch: Move write to VR_CTL closer to IDLE | Michael Hennerich | 2007-05-21 | 1 | -2/+4 |
* | blackfin architecture | Bryan Wu | 2007-05-07 | 1 | -0/+1543 |