summaryrefslogtreecommitdiffstats
path: root/drivers/gpu
Commit message (Expand)AuthorAgeFilesLines
* drm/msm: resync generated headersRob Clark2014-01-0914-243/+1525
* drm/msm: move mdp4 -> mdp/mdp4Rob Clark2014-01-099-6/+6
* drm/msm: add support for msm8060ab/bstemRob Clark2014-01-093-5/+19
* drm/msm: add support for non-IOMMU systemsRob Clark2014-01-0912-147/+410
* drm/msm: fix bus scalingRob Clark2014-01-094-15/+23
* drm/msm: add missing MODULE_FIRMWARE()sRob Clark2014-01-091-0/+5
* drm/msm: COMPILE_TEST supportRob Clark2014-01-093-4/+10
* Merge tag 'drm-intel-next-2013-12-13' of git://people.freedesktop.org/~danvet...Dave Airlie2013-12-2328-506/+947
|\
| * drm/i915/bdw: Implement ff workaroundsBen Widawsky2013-12-132-3/+10
| * drm/i915/bdw: Force all Data Cache Data Port access to be Non-CoherentBen Widawsky2013-12-132-0/+12
| * drm/i915/bdw: Don't use forcewake needlesslyVille Syrjälä2013-12-131-1/+1
| * drm/i915: Clear out old GT FIFO errors in intel_uncore_early_sanitize()Ville Syrjälä2013-12-131-0/+5
| * drm/i915: dont call irq_put when irq test is onMika Kuoppala2013-12-121-3/+5
| * drm/i915: Rework the FBC interval/stall stuff a bitVille Syrjälä2013-12-122-22/+15
| * drm/i915: Enable FBC for all mobile gen2 and gen3 platformsVille Syrjälä2013-12-121-0/+3
| * drm/i915: FBC_CONTROL2 is gen4 onlyVille Syrjälä2013-12-121-6/+10
| * drm/i915: Gen2 FBC1 CFB pitch wants 32B unitsVille Syrjälä2013-12-121-2/+5
| * drm/i915: split intel_ddi_pll_mode_set in 2 piecesPaulo Zanoni2013-12-123-20/+94
| * drm/i915: Fix timeout with missed interrupts in __wait_seqnoMika Kuoppala2013-12-121-8/+6
| * drm/i915: touch VGA MSR after we enable the power wellPaulo Zanoni2013-12-121-0/+15
| * drm/i915: extract hsw_power_well_post_{enable, disable}Paulo Zanoni2013-12-121-31/+44
| * drm/i915: remove i915_disable_vga_mem declarationPaulo Zanoni2013-12-121-1/+0
| * drm/i915: Parametrize the dphy and other spec specific parametersShobhit Kumar2013-12-112-15/+28
| * drm/i915: Remove redundant DSI PLL enablingShobhit Kumar2013-12-111-3/+0
| * drm/i915: Reorganize the DSI enable/disable sequenceShobhit Kumar2013-12-112-33/+79
| * drm/i915: Try harder to get best m, n, p values with minimal errorShobhit Kumar2013-12-111-10/+20
| * drm/i915: Compute dsi_clk from pixel clockShobhit Kumar2013-12-111-58/+31
| * drm/i915: Use FLISDSI interface for band gap resetShobhit Kumar2013-12-114-39/+25
| * drm/i915: Add more dev ops for MIPI sub encoderShobhit Kumar2013-12-112-1/+13
| * drm/i915: Decrease gen2 vco frequency minimum to 908 MHzVille Syrjälä2013-12-111-3/+3
| * drm/i915: Fix 66 MHz LVDS SSC freq for gen2Ville Syrjälä2013-12-112-11/+10
| * drm/i915: Increase gen2 vco frequency limit to 1512 MHzVille Syrjälä2013-12-111-3/+3
| * drm/i915: Change N divider minimum from 3 to 2 for gen2Ville Syrjälä2013-12-111-3/+3
| * drm/i915: Extract p2 divider correctly for gen2 LVDS dual channelVille Syrjälä2013-12-111-2/+7
| * drm/i915: Record BB_ADDR for every ringVille Syrjälä2013-12-113-8/+9
| * drm/i915: Use 32bit read for BB_ADDRVille Syrjälä2013-12-111-1/+1
| * drm/i915: fix VDD override off waitPaulo Zanoni2013-12-111-1/+3
| * drm/i915: don't touch the VDD when disabling the panelPaulo Zanoni2013-12-112-10/+2
| * drm/i915: don't enable VDD just to enable the panelPaulo Zanoni2013-12-101-2/+0
| * drm/i915: add runtime PM support on HaswellPaulo Zanoni2013-12-101-0/+4
| * drm/i915: disable interrupts when enabling PC8Paulo Zanoni2013-12-101-17/+9
| * drm/i915: do not assert DE_PCH_EVENT_IVB enabledPaulo Zanoni2013-12-101-1/+1
| * drm/i915: get a runtime PM reference when the panel VDD is onPaulo Zanoni2013-12-101-0/+7
| * drm/i915: add some runtime PM get/put callsPaulo Zanoni2013-12-105-7/+70
| * drm/i915: add runtime put/get calls at the basic placesPaulo Zanoni2013-12-102-6/+27
| * drm/i915: do adapter power state notification at runtime PMPaulo Zanoni2013-12-101-0/+2
| * drm/i915: add initial Runtime PM functionsPaulo Zanoni2013-12-106-0/+117
| * drm/i915: get a PC8 reference when enabling the power wellPaulo Zanoni2013-12-101-2/+13
| * drm/i915: WARN if !HAS_PC8 when enabling/disabling PC8Paulo Zanoni2013-12-101-0/+4
| * drm/i915: Move VLV PHY CRI clock enable into intel_init_dpio()Ville Syrjälä2013-12-101-7/+4
OpenPOWER on IntegriCloud