summaryrefslogtreecommitdiffstats
path: root/arch
Commit message (Expand)AuthorAgeFilesLines
* ARM: DT: tegra114: add pinmux DT entryLaxman Dewangan2013-01-291-0/+6
* ARM: DT: tegra114: add GPIO DT entryLaxman Dewangan2013-01-291-0/+17
* ARM: tegra114: select PINCTRL for Tegra114 SoCLaxman Dewangan2013-01-291-0/+2
* ARM: tegra: add Tegra114 ARM_CPUIDLE_WFI_STATE supportJoseph Lo2013-01-294-0/+73
* ARM: tegra: Add SMMU entry to Tegra114 DTHiroshi Doyu2013-01-291-0/+11
* ARM: tegra: add AHB entry to Tegra114 DTHiroshi Doyu2013-01-281-0/+5
* ARM: tegra: Add initial support for Tegra114 SoC.Hiroshi Doyu2013-01-284-0/+60
* ARM: dt: tegra114: Add new board, PlutoHiroshi Doyu2013-01-282-1/+23
* ARM: dt: tegra114: Add new board, DalmoreHiroshi Doyu2013-01-282-1/+23
* ARM: dt: tegra114: Add new SoC base, Tegra114 SoCHiroshi Doyu2013-01-281-0/+114
* ARM: tegra: fuse: Add chip ID Tegra114 0x35Hiroshi Doyu2013-01-281-0/+1
* Merge branch 'for-3.9/scu-base-rework' into for-3.9/soc-t114Stephen Warren2013-01-2812-68/+141
|\
| * ARM: OMAP: Make use of available scu_a9_get_base() interfaceSantosh Shilimkar2013-01-282-2/+1
| * ARM: tegra: Skip scu_enable(scu_base) if not Cortex A9Hiroshi Doyu2013-01-281-3/+2
| * ARM: Add API to detect SCU base address from CP15Hiroshi Doyu2013-01-281-0/+17
| * ARM: tegra: Use DT /cpu node to detect number of CPU coreHiroshi Doyu2013-01-281-15/+0
| * ARM: tegra: Add CPU nodes to Tegra30 device treeHiroshi Doyu2013-01-281-0/+29
| * ARM: tegra: Add CPU nodes to Tegra20 device treeHiroshi Doyu2013-01-281-0/+17
| * ARM: perf: simplify __hw_perf_event_init err handlingMark Rutland2013-01-181-5/+3
| * ARM: perf: remove unnecessary checks for idx < 0Mark Rutland2013-01-181-8/+0
| * ARM: perf: handle armpmu_register failingMark Rutland2013-01-181-5/+10
| * ARM: perf: don't pretend to support counting of L1I writesWill Deacon2013-01-163-12/+12
| * ARM: perf: remove redundant NULL check on cpu_pmuWill Deacon2013-01-141-1/+1
| * ARM: Use implementor and part defines from cputype.hChristoffer Dall2013-01-111-18/+16
| * ARM: Define CPU part numbers and implementorsChristoffer Dall2013-01-111-0/+33
* | ARM: tegra20: cpuidle: apply coupled cpuidle for powered-down modeJoseph Lo2013-01-285-9/+192
* | ARM: tegra20: flowctrl: add support for cpu_suspend_enter/exitJoseph Lo2013-01-282-5/+37
* | ARM: tegra20: cpuidle: add powered-down state for secondary CPUJoseph Lo2013-01-284-4/+259
* | ARM: tegra: add pending SGI checking APIJoseph Lo2013-01-282-0/+37
* | ARM: tegra: add clocks properties to USB PHY nodesStephen Warren2013-01-281-0/+6
* | ARM: tegra: add DT nodes for Tegra USB PHYVenu Byravarasu2013-01-281-0/+22
* | ARM: tegra: Add new DT property to USB node.Venu Byravarasu2013-01-281-0/+1
* | ARM: tegra: remove USB address related macros from iomap.hVenu Byravarasu2013-01-282-12/+3
* | ARM: tegra30: remove auxdataPrashant Gaikwad2013-01-281-30/+1
* | ARM: tegra20: remove auxdataPrashant Gaikwad2013-01-281-24/+0
* | ARM: tegra: paz00: add clock information to DTPrashant Gaikwad2013-01-281-0/+2
* | ARM: tegra: add clock properties to Tegra30 DTPrashant Gaikwad2013-01-281-1/+55
* | ARM: tegra: add clock properties to Tegra20 DTPrashant Gaikwad2013-01-281-0/+44
* | ARM: tegra: remove legacy clock codePrashant Gaikwad2013-01-2810-7139/+0
* | ARM: tegra: migrate to new clock codePrashant Gaikwad2013-01-288-128/+5
* | ARM: tegra: define Tegra30 CAR bindingPrashant Gaikwad2013-01-281-0/+6
* | ARM: tegra: define Tegra20 CAR bindingStephen Warren2013-01-281-0/+6
* | ARM: tegra: move tegra_cpu_car.h to linux/clk/tegra.hPrashant Gaikwad2013-01-2810-133/+9
* | ARM: tegra: add function to read chipidPrashant Gaikwad2013-01-281-1/+7
* | ARM: tegra: fix compile error when disable CPU_IDLEJoseph Lo2013-01-281-1/+1
* | ARM: tegra30: make the wait time of CPU power up to proportional to HZJoseph Lo2013-01-281-2/+2
* | ARM: tegra: make device can run on UPJoseph Lo2013-01-286-223/+246
* | ARM: tegra: clean up the CPUINIT sectionJoseph Lo2013-01-283-7/+5
* | ARM: tegra: moving the clock gating procedure to tegra_cpu_killJoseph Lo2013-01-283-6/+13
* | ARM: tegra: update the cache maintenance order for CPU shutdownJoseph Lo2013-01-285-9/+6
OpenPOWER on IntegriCloud