summaryrefslogtreecommitdiffstats
path: root/arch/arc
Commit message (Expand)AuthorAgeFilesLines
* ARCv2: MMUv4: support aliasing icache configVineet Gupta2015-06-222-4/+14
* ARCv2: MMUv4: cache programming model changesVineet Gupta2015-06-224-18/+104
* ARCv2: MMUv4: TLB programming Model changesVineet Gupta2015-06-226-5/+114
* ARCv2: STAR 9000814690: Really Re-enable interrupts to avoid deadlocksVineet Gupta2015-06-221-0/+5
* ARCv2: STAR 9000808988: signals involving Delay SlotVineet Gupta2015-06-222-7/+12
* ARCv2: STAR 9000793984: Handle return from intr to Delay SlotVineet Gupta2015-06-223-0/+53
* ARCv2: Support for ARCv2 ISA and HS38x coresVineet Gupta2015-06-2222-33/+737
* ARCv2: [intc] HS38 core interrupt controllerVineet Gupta2015-06-223-0/+260
* ARC: uncached base is hard constant for ARC, don't save itVineet Gupta2015-06-222-3/+2
* ARC: intc: split into ARCompact ISA specific, common bitsVineet Gupta2015-06-197-379/+412
* ARC: Make way for pt_regs != user_regs_structVineet Gupta2015-06-192-9/+137
* ARC: entry.S: [arcompact] simplify SWITCH_TO_KERNEL_STKVineet Gupta2015-06-191-36/+35
* ARC: entry.S: use single EXCEPTION_PROLOGUEVineet Gupta2015-06-191-8/+6
* ARC: entry.S: micro-optimize Trap handlerVineet Gupta2015-06-192-4/+5
* ARC: entry.S: move some code around for cache locality in return pathVineet Gupta2015-06-192-48/+52
* ARC: entry.S: split into ARCompact ISA specific, common bitsVineet Gupta2015-06-195-681/+711
* ARC: entry.S: Ensure that restore_regs is local to compilation unitVineet Gupta2015-06-191-4/+4
* ARC: entry.S: comments cleanupVineet Gupta2015-06-191-26/+20
* ARC: entry.S: Trap handler to use r10 for syscall vs. brkpt decisionVineet Gupta2015-06-191-2/+2
* ARC: entry.S: FAKE_RET_FROM_EXCPN can always use r9Vineet Gupta2015-06-192-21/+19
* ARC: entry.S: confine EXCEPTION_* macros to one fileVineet Gupta2015-06-192-15/+17
* ARC: entry.S: canonical'ize EXCEPTION_{PROLOGUE,EPILOGUE}Vineet Gupta2015-06-192-18/+3
* ARC: entry.S: Introduce INTERRUPT_{PROLOGUE,EPILOGUE}Vineet Gupta2015-06-193-79/+23
* ARC: entry.S: common'ize scrtach reg freeup in intr + exceptionsVineet Gupta2015-06-192-27/+18
* ARC: untangle cache flush loopVineet Gupta2015-06-191-25/+55
* ARC: cacheflush: No need to retain DC_CTRL from __before_dc_op()Vineet Gupta2015-06-191-20/+19
* ARC: cacheflush: move some code around, delete old commentsVineet Gupta2015-06-191-165/+102
* ARC: mm/cache_arc700.c -> mm/cache.cVineet Gupta2015-06-192-1/+1
* ARC: [axs101] Add missing __init annotationsVineet Gupta2015-06-191-6/+6
* ARC: [axs101] STAR 9000799830: Fix SD cards supportAlexey Brodkin2015-06-191-1/+19
* ARC: [axs101] Tweak DDR port aperture mappings for performanceVineet Gupta2015-06-191-4/+4
* ARC: [axs101] support early 8250 uartVineet Gupta2015-06-192-2/+4
* ARC: [axs101] Add support for AXS101 SDP (software development platform)Alexey Brodkin2015-06-199-0/+778
* ARC: mm: document system mem map clearlyVineet Gupta2015-06-192-20/+17
* ARC: stack unwinder to bail if PC is not kernel modeVineet Gupta2015-06-191-10/+8
* ARC: perf: Remove unnecessary local variableTobias Klauser2015-06-191-4/+2
* arc: fix use of uninitialized arc_pmuMax Filippov2015-06-191-1/+0
* ARC: fix section mismatch with allyesconfigVineet Gupta2015-06-191-1/+1
* ARC: explicit'ify uboot supportVineet Gupta2015-06-193-1/+18
* ARC: [plat_arcfpga]->[plat_sim]Vineet Gupta2015-06-199-25/+13
* ARC: [arcfpga] RIP legacy ISS based SMP extensionVineet Gupta2015-06-195-329/+0
* ARC: compress cpuinfo_arc_mmu (mainly save page size in KB)Vineet Gupta2015-06-192-5/+6
* ARC: clocksource cleanupsVineet Gupta2015-06-191-10/+2
* ARC: RIP broken 64bit RTSCVineet Gupta2015-06-197-63/+4
* ARC: [kbuild] Retire CONFIG_ARC_CPU_REL_4_10Vineet Gupta2015-06-191-10/+1
* ARC: remove the unused platform helpers from dma mapping APIVineet Gupta2015-06-193-38/+9
* ARC: switch to simpler CROSS_COMPILE prefixVineet Gupta2015-05-194-4/+4
* ARC: fold ___flush_dcache_page into __flush_dcache_pageVineet Gupta2015-05-192-9/+7
* ARC: fix warning in sched due to thread_saved_pc()Vineet Gupta2015-05-191-1/+1
* ARC: inline cache flush toggle helpersVineet Gupta2015-05-111-2/+2
OpenPOWER on IntegriCloud