summaryrefslogtreecommitdiffstats
path: root/arch/arc/mm/cache.c
Commit message (Expand)AuthorAgeFilesLines
* ARC: Eliminate some ARCv2 specific code for ARCompact buildVineet Gupta2015-08-211-26/+32
* ARCv2: IOC: Allow boot time disableAlexey Brodkin2015-08-201-3/+4
* ARCv2: SLC: Allow boot time disableVineet Gupta2015-08-201-2/+19
* ARCv2: Support IO Coherency and permutations involving L1 and L2 cachesAlexey Brodkin2015-08-201-16/+98
* ARCv2: guard SLC DMA ops with spinlockAlexey Brodkin2015-07-061-2/+10
* ARCv2: SLC: Handle explcit flush for DMA ops (w/o IO-coherency)Vineet Gupta2015-06-251-2/+62
* ARCv2: MMUv4: support aliasing icache configVineet Gupta2015-06-221-1/+13
* ARCv2: MMUv4: cache programming model changesVineet Gupta2015-06-221-15/+97
* ARC: untangle cache flush loopVineet Gupta2015-06-191-25/+55
* ARC: cacheflush: No need to retain DC_CTRL from __before_dc_op()Vineet Gupta2015-06-191-20/+19
* ARC: cacheflush: move some code around, delete old commentsVineet Gupta2015-06-191-165/+102
* ARC: mm/cache_arc700.c -> mm/cache.cVineet Gupta2015-06-191-0/+723
OpenPOWER on IntegriCloud