summaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/clock/axi-clkgen.txt
Commit message (Collapse)AuthorAgeFilesLines
* clk: axi-clkgen: Add support for v2Lars-Peter Clausen2014-02-261-1/+1
| | | | | | | | | | This patch adds support for the new v2 version of the axi-clkgen core. Unfortunately the method of accessing the registers is quite different on v2, while the content still stays largely the same. So the patch adds a small abstraction layer which implements the specific read and write functions for v1 and v2 in callback functions. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
* clk: Add axi-clkgen driverLars-Peter Clausen2013-03-191-0/+22
This driver adds support for the AXI clkgen pcore to the common clock framework. The AXI clkgen pcore is a AXI front-end to the MMCM_ADV frequency synthesizer commonly found in Xilinx FPGAs. The AXI clkgen pcore is used in Analog Devices' reference designs targeting Xilinx FPGAs. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> Signed-off-by: Mike Turquette <mturquette@linaro.org>
OpenPOWER on IntegriCloud