blob: 1f389bf31d856e6935da9b0ab3b0817cc2fa5f0f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
|
#ifndef __PPC405_DCR_H__
#define __PPC405_DCR_H__
// $Id: ppc405_dcr.h,v 1.1.1.1 2013/12/11 21:03:27 bcbrock Exp $
// $Source: /afs/awd/projects/eclipz/KnowledgeBase/.cvsroot/eclipz/chips/p8/working/procedures/ssx/ppc405/ppc405_dcr.h,v $
//-----------------------------------------------------------------------------
// *! (C) Copyright International Business Machines Corp. 2013
// *! All Rights Reserved -- Property of IBM
// *! *** IBM Confidential ***
//-----------------------------------------------------------------------------
/// \file ppc405_dcr.h
/// \brief Everything related to PPC405-specific DCRs
///
/// DCRs are chip-specific. This file only defines DCR access methods; DCR
/// numbers will be defined by chip-specific headers.
/// Move From DCR
///
/// Note that \a dcrn must be a compile-time constant.
#define mfdcr(dcrn) \
({uint32_t __value; \
asm volatile ("mfdcr %0, %1" : "=r" (__value) : "i" (dcrn)); \
__value;})
/// Move to DCR
///
/// Note that \a dcrn must be a compile-time constant.
#define mtdcr(dcrn, value) \
({uint32_t __value = (value); \
asm volatile ("mtdcr %0, %1" : : "i" (dcrn), "r" (__value)); \
})
/// Read-Modify-Write a DCR with OR (Set DCR bits)
///
/// Note that \a dcrn must be a compile-time constant. This operation is only
/// guaranteed atomic in a critical section.
#define or_dcr(dcrn, x) \
mtdcr(dcrn, mfdcr(dcrn) | (x))
/// Read-Modify-Write a DCR with AND complement (Clear DCR bits)
///
/// Note that \a dcrn must be a compile-time constant. This operation is only
/// guaranteed atomic in a critical section.
#define andc_dcr(dcrn, x) \
mtdcr(dcrn, mfdcr(dcrn) & ~(x))
#endif /* __PPC405_DCR_H__ */
|
