blob: 8607fe60a68c344acf6f2af5b5efd716eaba8547 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/ssx/ppc32/savegpr.S $ */
/* */
/* OpenPOWER OnChipController Project */
/* */
/* Contributors Listed Below - COPYRIGHT 2014,2016 */
/* [+] International Business Machines Corp. */
/* */
/* */
/* Licensed under the Apache License, Version 2.0 (the "License"); */
/* you may not use this file except in compliance with the License. */
/* You may obtain a copy of the License at */
/* */
/* http://www.apache.org/licenses/LICENSE-2.0 */
/* */
/* Unless required by applicable law or agreed to in writing, software */
/* distributed under the License is distributed on an "AS IS" BASIS, */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or */
/* implied. See the License for the specific language governing */
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
///
/// \file savegpr.S
/// \brief Push registers onto or load registers from the stack
///
/// This code was developed due to missing references to _savegpr_{X}
/// and _restgpr_{X}_x that surfaced when moving to GCC 4.5.1 and
/// using the -Os optimization level.
///
/// The open-source code was viewed to get the spec, but no
/// code was copied.
///
// *INDENT-OFF*
.macro SAVE reg
.global _savegpr_\reg
_savegpr_\reg\():
stw \reg,(((31-\reg)*4 +4)*-1)(11)
.endm
SAVE 14
SAVE 15
SAVE 16
SAVE 17
SAVE 18
SAVE 19
SAVE 20
SAVE 21
SAVE 22
SAVE 23
SAVE 24
SAVE 25
SAVE 26
SAVE 27
SAVE 28
SAVE 29
SAVE 30
SAVE 31
blr
.macro RESTX reg
.global _restgpr_\reg\()_x
_restgpr_\reg\()_x:
.ifeq (31-\reg)
lwz 0,4(11)
.endif
lwz \reg,(((31-\reg)*4 +4)*-1)(11)
.endm
RESTX 14
RESTX 15
RESTX 16
RESTX 17
RESTX 18
RESTX 19
RESTX 20
RESTX 21
RESTX 22
RESTX 23
RESTX 24
RESTX 25
RESTX 26
RESTX 27
RESTX 28
RESTX 29
RESTX 30
RESTX 31
mtlr 0
mr 1,11
blr
// *INDENT-ON*
|
