summaryrefslogtreecommitdiffstats
path: root/src/ssx/pgp/registers/pcbs_register_addresses.h
blob: 8c465d1ddca2586da3cc87aadc6d05f5910025d9 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
#ifndef __PCBS_REGISTER_ADDRESSES_H__
#define __PCBS_REGISTER_ADDRESSES_H__

// $Id: pcbs_register_addresses.h,v 1.1.1.1 2013/12/11 21:03:24 bcbrock Exp $
// $Source: /afs/awd/projects/eclipz/KnowledgeBase/.cvsroot/eclipz/chips/p8/working/procedures/ssx/pgp/registers/pcbs_register_addresses.h,v $
//-----------------------------------------------------------------------------
// *! (C) Copyright International Business Machines Corp. 2013
// *! All Rights Reserved -- Property of IBM
// *! *** IBM Confidential ***
//-----------------------------------------------------------------------------

/// \file pcbs_register_addresses.h
/// \brief Symbolic addresses for the PCBS unit

// *** WARNING *** - This file is generated automatically, do not edit.


#define PCBS_PIB_BASE 0x100f0100
#define PCBS_PMGP0_REG 0x100f0100
#define PCBS_PMGP0_REG_AND 0x100f0101
#define PCBS_PMGP0_REG_OR 0x100f0102
#define PCBS_PMGP1_REG 0x100f0103
#define PCBS_PMGP1_REG_AND 0x100f0104
#define PCBS_PMGP1_REG_OR 0x100f0105
#define PCBS_PFVDDCNTLSTAT_REG 0x100f0106
#define PCBS_PFVCSCNTLSTAT_REG 0x100f010e
#define PCBS_PFSENSE_REG 0x100f0107
#define PCBS_PMERRSUM_REG 0x100f0108
#define PCBS_PMERR_REG 0x100f0109
#define PCBS_PMERRMASK_REG 0x100f010a
#define PCBS_PMSPCWKUPFSP_REG 0x100f010b
#define PCBS_PMSPCWKUPOCC_REG 0x100f010c
#define PCBS_PMSPCWKUPPHYP_REG 0x100f010d
#define PCBS_PMSTATEHISTPHYP_REG 0x100f0110
#define PCBS_PMSTATEHISTFSP_REG 0x100f0111
#define PCBS_PMSTATEHISTOCC_REG 0x100f0112
#define PCBS_PMSTATEHISTPERF_REG 0x100f0113
#define PCBS_IDLEFSMGOTOCMD_REG 0x100f0114
#define PCBS_COREPFPUDLY_REG 0x100f012c
#define PCBS_COREPFPDDLY_REG 0x100f012d
#define PCBS_COREPFVRET_REG 0x100f0130
#define PCBS_ECOPFPUDLY_REG 0x100f014c
#define PCBS_ECOPFPDDLY_REG 0x100f014d
#define PCBS_ECOPFVRET_REG 0x100f0150
#define PCBS_FREQ_CTRL_REG 0x100f0151
#define PCBS_DPLL_CPM_PARM_REG 0x100f0152
#define PCBS_POWER_MANAGEMENT_STATUS_REG 0x100f0153
#define PCBS_IVRM_CONTROL_STATUS_REG 0x100f0154
#define PCBS_IVRM_VALUE_SETTING_REG 0x100f0155
#define PCBS_PCBSPM_MODE_REG 0x100f0156
#define PCBS_IVRM_PFETSTR_SENSE_REG 0x100f0157
#define PCBS_POWER_MANAGEMENT_IDLE_CONTROL_REG 0x100f0158
#define PCBS_POWER_MANAGEMENT_CONTROL_REG 0x100f0159
#define PCBS_PMC_VF_CTRL_REG 0x100f015a
#define PCBS_UNDERVOLTING_REG 0x100f015b
#define PCBS_PSTATE_INDEX_BOUND_REG 0x100f015c
#define PCBS_POWER_MANAGEMENT_BOUNDS_REG 0x100f015d
#define PCBS_PSTATE_TABLE_CTRL_REG 0x100f015e
#define PCBS_PSTATE_TABLE_REG 0x100f015f
#define PCBS_PSTATE_STEP_TARGET_REG 0x100f0160
#define PCBS_DPLL_STATUS_REG 0x100f0161
#define PCBS_IVRM_VID_CONTROL_REG0 0x100f0162
#define PCBS_IVRM_VID_CONTROL_REG1 0x100f0163
#define PCBS_OCC_HEARTBEAT_REG 0x100f0164
#define PCBS_RESONANT_CLOCK_CONTROL_REG0 0x100f0165
#define PCBS_RESONANT_CLOCK_CONTROL_REG1 0x100f0166
#define PCBS_RESONANT_CLOCK_STATUS_REG 0x100f0167
#define PCBS_LOCAL_PSTATE_FREQUENCY_TARGET_CONTROL_REG 0x100f0168
#define PCBS_LOCAL_PSTATE_FREQUENCY_TARGET_STATUS_REG 0x100f0169
#define PCBS_FSM_MONITOR1_REG 0x100f0170
#define PCBS_FSM_MONITOR2_REG 0x100f0171

#endif // __PCBS_REGISTER_ADDRESSES_H__

OpenPOWER on IntegriCloud