blob: 012f53307c7806eb0af7b5a110f375490f5481e9 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/ppe/hwp/core/p9_hcd_core_startclocks.C $ */
/* */
/* OpenPOWER OnChipController Project */
/* */
/* Contributors Listed Below - COPYRIGHT 2015 */
/* [+] International Business Machines Corp. */
/* */
/* */
/* Licensed under the Apache License, Version 2.0 (the "License"); */
/* you may not use this file except in compliance with the License. */
/* You may obtain a copy of the License at */
/* */
/* http://www.apache.org/licenses/LICENSE-2.0 */
/* */
/* Unless required by applicable law or agreed to in writing, software */
/* distributed under the License is distributed on an "AS IS" BASIS, */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or */
/* implied. See the License for the specific language governing */
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
///
/// @file p9_hcd_core_startclocks.C
/// @brief Core Clock Start
///
/// *HWP HWP Owner : David Du <daviddu@us.ibm.com>
/// *HWP FW Owner : Reshmi Nair <resnair5@in.ibm.com>
/// *HWP Team : PM
/// *HWP Consumed by : SBE:CME
/// *HWP Level : 1
///
/// Procedure Summary:
/// Drop pervasive thold
/// Drop pervasive fence
/// Reset abst clock muxsel, sync muxsel
/// Clear clock controller scan register before start
/// Start arrays + nsl regions
/// Start sl + refresh clock regions
/// Check for clocks started
/// If not, error
/// Check for core xstop (TODO: need for this (?) and then FIR structure in
/// for P9. Note: CME can NOT read Cache FIR)
/// If so, error
/// Clear force align
/// Clear flush mode
/// Check security switch and set trusted boot en bit
/// (TODO: still needed for P9?)
/// Drop the core to cache logical fence
///
//-----------------------------------------------------------------------------
// Includes
//-----------------------------------------------------------------------------
#include <fapi2.H>
//#include <common_scom_addresses.H>
//will be replaced with real scom address header file
#include "p9_hcd_core_startclocks.H"
//-----------------------------------------------------------------------------
// Constant Definitions
//-----------------------------------------------------------------------------
//-----------------------------------------------------------------------------
// Procedure: Core Clock Start
//-----------------------------------------------------------------------------
extern "C"
{
fapi2::ReturnCode
p9_hcd_core_startclocks(
const fapi2::Target<fapi2::TARGET_TYPE_CORE>& i_target)
{
#if 0
fapi2::buffer<uint64_t> data;
return fapi2::FAPI2_RC_SUCCESS;
FAPI_CLEANUP();
return fapi2::FAPI2_RC_PLAT_ERR_SEE_DATA;
#endif
return fapi2::FAPI2_RC_SUCCESS;
} // Procedure
} // extern C
|
