blob: 53780f7f77136b2d26658b0ab5e661cf7cd8547a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/occ_gpe1/occ_gpe1_machine_check_handler.c $ */
/* */
/* OpenPOWER OnChipController Project */
/* */
/* Contributors Listed Below - COPYRIGHT 2016,2018 */
/* [+] International Business Machines Corp. */
/* */
/* */
/* Licensed under the Apache License, Version 2.0 (the "License"); */
/* you may not use this file except in compliance with the License. */
/* You may obtain a copy of the License at */
/* */
/* http://www.apache.org/licenses/LICENSE-2.0 */
/* */
/* Unless required by applicable law or agreed to in writing, software */
/* distributed under the License is distributed on an "AS IS" BASIS, */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or */
/* implied. See the License for the specific language governing */
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
#include "pk_panic_codes.h"
#include "gpe_membuf.h"
#include "pk.h"
#define OCI_ADDR_BAR_MASK 0xf0000000
#define OCI_ADDR_BAR1 0x90000000
extern uint32_t gpe1_machine_check_handler(uint32_t srr0,
uint32_t srr1,
uint32_t edr);
extern uint32_t g_inband_access_state;
uint32_t gpe1_machine_check_handler(uint32_t srr0,
uint32_t srr1,
uint32_t edr)
{
PK_TRACE("GPE1 Machine check! SRR0:%08x SRR1: %08x EDR:%08x",
srr0,
srr1,
edr);
// It's possible to get back-to-back machine checks for the same condition
// so MEMBUF_CHANNEL_CHECKSTOP may already be set. Also check that the
// machine check was due to a MEMBUF PBA Access (PBABAR1)
if((g_inband_access_state == INBAND_ACCESS_IN_PROGRESS ||
g_inband_access_state == MEMBUF_CHANNEL_CHECKSTOP) &&
((edr & OCI_ADDR_BAR_MASK) == OCI_ADDR_BAR1))
{
// Returning this to OCC405 will cause sensor to be removed from
// active list
g_inband_access_state = MEMBUF_CHANNEL_CHECKSTOP;
// The instruction that caused the machine check should
// be a double word load or store.
// move the IAR to the instruction after the one that caused
// the machine check.
srr0 += 4;
}
else
{
PK_PANIC( PPE42_MACHINE_CHECK_PANIC );
}
return srr0;
}
|
