blob: a64a21a234b7d18d30e22f5481836fe36ecb914d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/occ_gpe0/link.cmd $ */
/* */
/* OpenPOWER OnChipController Project */
/* */
/* Contributors Listed Below - COPYRIGHT 2015 */
/* [+] International Business Machines Corp. */
/* */
/* */
/* Licensed under the Apache License, Version 2.0 (the "License"); */
/* you may not use this file except in compliance with the License. */
/* You may obtain a copy of the License at */
/* */
/* http://www.apache.org/licenses/LICENSE-2.0 */
/* */
/* Unless required by applicable law or agreed to in writing, software */
/* distributed under the License is distributed on an "AS IS" BASIS, */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or */
/* implied. See the License for the specific language governing */
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
// Need to do this so that elf32-powerpc is not modified!
#undef powerpc
#ifndef INITIAL_STACK_SIZE
#define INITIAL_STACK_SIZE 256
#endif
OUTPUT_FORMAT(elf32-powerpc);
// Shared data segment starts at 0xfff00000 and is 4kb, so GPE0
// is loaded at 0xfff01000
#define SRAM_START 0xfff01000
#define SRAM_LENGTH 0xF000
#define PPE_DEBUG_PTRS_OFFSET 0x180
MEMORY
{
sram : ORIGIN = SRAM_START, LENGTH = SRAM_LENGTH
}
// This symbol is only needed by external debug tools, so add this command
// to ensure that table is pulled in by the linker even though PPE code
// never references it.
EXTERN(pk_debug_ptrs);
SECTIONS
{
. = SRAM_START;
. = ALIGN(512);
_VECTOR_START = .;
.vectors _VECTOR_START : { *(.vectors) } > sram
///////////////////////////////////////////////////////////////////////////
// Debug Pointers Table
//
// We want the debug pointers table to always appear at
// PPE_DEBUG_PTRS_OFFSET from the IVPR address.
///////////////////////////////////////////////////////////////////////////
_DEBUG_PTRS_START = _VECTOR_START + PPE_DEBUG_PTRS_OFFSET;
.debug_ptrs _DEBUG_PTRS_START : { *(.debug_ptrs) } > sram
////////////////////////////////
// All non-vector code goes here
////////////////////////////////
.text : { *(.text) } > sram
////////////////////////////////
// Read-only Data
////////////////////////////////
. = ALIGN(8);
_RODATA_SECTION_BASE = .;
// SDA2 constant sections .sdata2 and .sbss2 must be adjacent to each
// other. Our SDATA sections are small so we'll use strictly positive
// offsets.
_SDA2_BASE_ = .;
.sdata2 . : { *(.sdata2) } > sram
.sbss2 . : { *(.sbss2) } > sram
// Other read-only data.
.rodata . : { *(.rodata*) *(.got2) } > sram
_RODATA_SECTION_SIZE = . - _RODATA_SECTION_BASE;
////////////////////////////////
// Read-write Data
////////////////////////////////
. = ALIGN(8);
_DATA_SECTION_BASE = .;
// SDA sections .sdata and .sbss must be adjacent to each
// other. Our SDATA sections are small so we'll use strictly positive
// offsets.
_SDA_BASE_ = .;
.sdata . : { *(.sdata) } > sram
.sbss . : { *(.sbss) } > sram
// Other read-write data
// It's not clear why boot.S is generating empty .glink,.iplt
.rela . : { *(.rela*) } > sram
.rwdata . : { *(.data) *(.bss) } > sram
// .iplt . : { *(.iplt) } > sram
_PK_INITIAL_STACK_LIMIT = .;
. = . + INITIAL_STACK_SIZE;
_PK_INITIAL_STACK = . - 1;
}
|
