blob: 1149000a0464418de7a5e100938a540f44948039 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/include/core_data.h $ */
/* */
/* OpenPOWER OnChipController Project */
/* */
/* Contributors Listed Below - COPYRIGHT 2015,2016 */
/* [+] International Business Machines Corp. */
/* */
/* */
/* Licensed under the Apache License, Version 2.0 (the "License"); */
/* you may not use this file except in compliance with the License. */
/* You may obtain a copy of the License at */
/* */
/* http://www.apache.org/licenses/LICENSE-2.0 */
/* */
/* Unless required by applicable law or agreed to in writing, software */
/* distributed under the License is distributed on an "AS IS" BASIS, */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or */
/* implied. See the License for the specific language governing */
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
/// \file core_data.h
/// \brief Data structures for the GPE programs that collect raw data defined
/// in core_data.C. The data structure layouts are also documented in the
/// spreadsheet \todo (RTC 137031) location.
#ifndef __GPE_CORE_DATA_H__
#define __GPE_CORE_DATA_H__
#include <stdint.h>
#include <p9_config.h>
#define PC_OCC_SPRC 0x00010A82
#define PC_OCC_SPRD 0x00010A83
#define TOD_VALUE_REG 0x00040020
#define STOP_STATE_HIST_OCC_REG 0x000F0112
#define CORE_RAW_CYCLES 0x200
#define CORE_RUN_CYCLES 0x208
#define CORE_WORKRATE_BUSY 0x210
#define CORE_WORKRATE_FINISH 0x218
#define CORE_MEM_HIER_A_LATENCY 0x220
#define CORE_MEM_HIER_B_LATENCY 0x228
#define CORE_MEM_HIER_C_ACCESS 0x230
#define THREAD0_RUN_CYCLES 0x238
#define THREAD0_INST_DISP_UTIL 0x240
#define THREAD0_INST_COMP_UTIL 0x248
#define THREAD0_MEM_HIER_C_ACCESS 0x250
#define THREAD1_RUN_CYCLES 0x258
#define THREAD1_INST_DISP_UTIL 0x260
#define THREAD1_INST_COMP_UTIL 0x268
#define THREAD1_MEM_HEIR_C_ACCESS 0x270
#define THREAD2_RUN_CYCLES 0x278
#define THREAD2_INST_DISP_UTIL 0x280
#define THREAD2_INST_COMP_UTIL 0x288
#define THREAD2_MEM_HEIR_C_ACCESS 0x290
#define THREAD3_RUN_CYCLES 0x298
#define THREAD3_INST_DISP_UTIL 0x2A0
#define THREAD3_INST_COMP_UTIL 0x2A8
#define THREAD3_MEM_HEIR_C_ACCESS 0x2B0
#define IFU_THROTTLE_BLOCK_FETCH 0x2B8
#define IFU_THROTTLE_ACTIVE 0x2C0
#define VOLT_DROOP_THROTTLE_ACTIVE 0x2C8
#define EMPATH_CORE_THREADS 4
// Droop events cache=bit37, cores = bits 42,46,50,54
#define CACHE_VDM_LARGE_DROOP 0x0000000004000000ull
#define CORE0_VDM_SMALL_DROOP 0x0000000000200000ull
#define CORE1_VDM_SMALL_DROOP 0x0000000000020000ull
#define CORE2_VDM_SMALL_DROOP 0x0000000000002000ull
#define CORE3_VDM_SMALL_DROOP 0x0000000000000200ull
// return codes:
#define SIBRC_RESOURCE_OCCUPIED (1)
#define SIBRC_CORE_FENCED (2)
#define SIBRC_PARTIAL_GOOD (3)
#define SIBRC_ADDRESS_ERROR (4)
#define SIBRC_CLOCK_ERROR (5)
#define SIBRC_PACKET_ERROR (6)
#define SIBRC_TIMEOUT (7)
#define EMPATH_VALID (1)
#define WORKAROUND_SCOM_ADDRESS 0x10800
typedef struct
{
uint32_t tod_2mhz;
uint32_t raw_cycles; // 0x200
uint32_t run_cycles; // 0x208
uint32_t freq_sens_busy; // 0x210 Core workrate busy counter
uint32_t freq_sens_finish; // 0x218 Core workrate finish counter
uint32_t mem_latency_a;
uint32_t mem_latency_b;
uint32_t mem_access_c;
} CoreDataEmpath;
typedef struct
{
uint32_t ifu_throttle;
uint32_t ifu_active;
uint32_t undefined;
uint32_t v_droop; // new for p9
} CoreDataThrottle;
typedef struct
{
uint32_t run_cycles;
uint32_t dispatch; // new for p9
uint32_t completion;
uint32_t mem_c; // was mem_a
// uint32_t mem_b; // No longer exists in p9
} CoreDataPerThread;
typedef struct
{
sensor_result_t core[2];
sensor_result_t cache[2];
} CoreDataDts;
typedef struct
{
uint32_t cache_large_event;
uint32_t core_small_event;
} DroopEvents;
//
// The instance of this data object must be 8 byte aligned and
// size must be muliple of 8
//
typedef struct // 136 bytes
{
CoreDataEmpath empath; //32
CoreDataThrottle throttle; //16
CoreDataPerThread per_thread[EMPATH_CORE_THREADS]; // 64
CoreDataDts dts; // 8
uint64_t stop_state_hist; // 8
DroopEvents droop; // 8
uint32_t reserved; // 4
uint32_t empathValid; // 4
} CoreData;
#ifdef __cplusplus
extern "C"
{
#endif
/**
* Get core data
* @param[in] The system core number [0-23]
* @param[out] Data pointer for the result
* @return result of scom operation
*/
uint32_t get_core_data(uint32_t i_core, CoreData* o_data);
#ifdef __cplusplus
};
#endif
#endif /* __GPE_CORE_DATA_H__ */
|
