1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/common/dimm_structs.h $ */
/* */
/* OpenPOWER OnChipController Project */
/* */
/* Contributors Listed Below - COPYRIGHT 2016,2018 */
/* [+] International Business Machines Corp. */
/* */
/* */
/* Licensed under the Apache License, Version 2.0 (the "License"); */
/* you may not use this file except in compliance with the License. */
/* You may obtain a copy of the License at */
/* */
/* http://www.apache.org/licenses/LICENSE-2.0 */
/* */
/* Unless required by applicable law or agreed to in writing, software */
/* distributed under the License is distributed on an "AS IS" BASIS, */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or */
/* implied. See the License for the specific language governing */
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
/* This header file is used by both occ_405 and occ_gpe1. */
/* Contains common structures and globals. */
#ifndef _DIMM_STRUCTS_H
#define _DIMM_STRUCTS_H
#include "occ_util.h"
#include <gpe_export.h>
#include "gpe_err.h"
//#include "occ_sys_config.h"
// DIMM States (GPE1)
typedef enum
{
DIMM_STATE_INIT = 0x01, // Init interrupt registers
DIMM_STATE_WRITE_MODE = 0x02, // Set the mode (speed and port)
DIMM_STATE_WRITE_ADDR = 0x03, // Write the temp sensor address
DIMM_STATE_INITIATE_READ = 0x04, // Start the read
DIMM_STATE_READ_TEMP = 0x05, // Return the sensor reading
DIMM_STATE_RESET_MASTER = 0x06, // Reset master
DIMM_STATE_RESET_SLAVE_P0 = 0x07, // Start of slave port 0 reset
DIMM_STATE_RESET_SLAVE_P0_WAIT = 0x08,
DIMM_STATE_RESET_SLAVE_P0_COMPLETE = 0x09,
DIMM_STATE_RESET_SLAVE_P1 = 0x0A, // Start of slave port 1 reset
DIMM_STATE_RESET_SLAVE_P1_WAIT = 0x0B,
DIMM_STATE_RESET_SLAVE_P1_COMPLETE = 0x0C,
} DIMM_STATE;
// DIMM State Machine arguments (GPE1)
typedef struct
{
GpeErrorStruct error;
uint8_t state;
uint8_t i2cEngine;
uint8_t i2cAddr;
uint8_t i2cPort;
uint8_t dimm;
uint8_t maxPorts;
uint8_t temp;
} dimm_sm_args_t;
//convenient format for storing throttle settings
typedef union
{
uint32_t word32;
struct
{
uint32_t slot_n: 15; // DIMM Slot N Value
uint32_t port_n: 16; // DIMM port N Value
uint32_t new_n: 1; // New N Value?
};
} dimm_n_value_t;
typedef struct
{
uint32_t m_value;
uint32_t need_m;
} dimm_m_value_t;
typedef struct
{
GpeErrorStruct error;
uint8_t mc;
uint8_t port;
dimm_n_value_t dimmNumeratorValues;
dimm_m_value_t dimmDenominatorValues;
uint32_t need_run;
} dimm_control_args_t;
typedef struct
{
uint32_t mba_read_cnt;
uint32_t mba_write_cnt;
} perf_mon_count0_t;
typedef struct
{
uint32_t med_idle_cnt;
uint32_t high_idle_cnt;
} perf_mon_counts_t;
typedef struct
{
GpeErrorStruct error;
uint8_t mca;
perf_mon_count0_t rd_wr_counts;
perf_mon_counts_t idle_counts;
} reset_mem_deadman_args_t;
#endif // _DIMM_STRUCTS_H
|
