summaryrefslogtreecommitdiffstats
path: root/board/imgtec/malta/superio.c
blob: eaa14df39e8c9bcaba9605bfcc76a2f2966cf678 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
/*
 * Copyright (C) 2013 Imagination Technologies
 * Author: Paul Burton <paul.burton@imgtec.com>
 *
 * Setup code for the FDC37M817 super I/O controller
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

#include <common.h>
#include <asm/io.h>

#define SIO_CONF_PORT		0x3f0
#define SIO_DATA_PORT		0x3f1

enum sio_conf_key {
	SIOCONF_DEVNUM		= 0x07,
	SIOCONF_ACTIVATE	= 0x30,
	SIOCONF_ENTER_SETUP	= 0x55,
	SIOCONF_BASE_HIGH	= 0x60,
	SIOCONF_BASE_LOW	= 0x61,
	SIOCONF_PRIMARY_INT	= 0x70,
	SIOCONF_EXIT_SETUP	= 0xaa,
	SIOCONF_MODE		= 0xf0,
};

static struct {
	u8 key;
	u8 data;
} sio_config[] = {
	/* tty0 */
	{ SIOCONF_DEVNUM,	0x04 },
	{ SIOCONF_BASE_HIGH,	0x03 },
	{ SIOCONF_BASE_LOW,	0xf8 },
	{ SIOCONF_MODE,		0x02 },
	{ SIOCONF_PRIMARY_INT,	0x04 },
	{ SIOCONF_ACTIVATE,	0x01 },

	/* tty1 */
	{ SIOCONF_DEVNUM,	0x05 },
	{ SIOCONF_BASE_HIGH,	0x02 },
	{ SIOCONF_BASE_LOW,	0xf8 },
	{ SIOCONF_MODE,		0x02 },
	{ SIOCONF_PRIMARY_INT,	0x03 },
	{ SIOCONF_ACTIVATE,	0x01 },
};

void malta_superio_init(void *io_base)
{
	unsigned i;

	/* enter config state */
	writeb(SIOCONF_ENTER_SETUP, io_base + SIO_CONF_PORT);

	/* configure peripherals */
	for (i = 0; i < ARRAY_SIZE(sio_config); i++) {
		writeb(sio_config[i].key, io_base + SIO_CONF_PORT);
		writeb(sio_config[i].data, io_base + SIO_DATA_PORT);
	}

	/* exit config state */
	writeb(SIOCONF_EXIT_SETUP, io_base + SIO_CONF_PORT);
}
OpenPOWER on IntegriCloud