board/freescale/p1_p2_rdb_pc/Makefile


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

#
# Copyright 2010-2011 Freescale Semiconductor, Inc.
#
# SPDX-License-Identifier:	GPL-2.0+
#

MINIMAL=

ifdef CONFIG_SPL_BUILD
ifdef CONFIG_SPL_INIT_MINIMAL
MINIMAL=y
endif
endif

ifdef MINIMAL
obj-y	+= spl_minimal.o
else
ifdef CONFIG_SPL_BUILD
obj-y	+= spl.o
endif
obj-y	+= p1_p2_rdb_pc.o
obj-y	+= ddr.o
endif

obj-y	+= law.o
obj-y	+= tlb.o