summaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-uniphier/boards.c
blob: f3281433c2ba7656e917721c9b81c282c7a577dd (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
/*
 * Copyright (C) 2015 Masahiro Yamada <yamada.masahiro@socionext.com>
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

#include <common.h>
#include <libfdt.h>
#include <linux/kernel.h>
#include <mach/init.h>

DECLARE_GLOBAL_DATA_PTR;

#if defined(CONFIG_ARCH_UNIPHIER_PH1_SLD3)
static const struct uniphier_board_data ph1_sld3_data = {
	.dram_ch0_base	= 0x80000000,
	.dram_ch0_size	= 0x20000000,
	.dram_ch0_width	= 32,
	.dram_ch1_base	= 0xc0000000,
	.dram_ch1_size	= 0x20000000,
	.dram_ch1_width	= 16,
	.dram_ch2_base	= 0xc0000000,
	.dram_ch2_size	= 0x10000000,
	.dram_ch2_width	= 16,
	.dram_freq	= 1600,
};
#endif

#if defined(CONFIG_ARCH_UNIPHIER_PH1_LD4)
static const struct uniphier_board_data ph1_ld4_data = {
	.dram_ch0_base	= 0x80000000,
	.dram_ch0_size	= 0x10000000,
	.dram_ch0_width	= 16,
	.dram_ch1_base	= 0x90000000,
	.dram_ch1_size	= 0x10000000,
	.dram_ch1_width	= 16,
	.dram_freq	= 1600,
};
#endif

#if defined(CONFIG_ARCH_UNIPHIER_PH1_PRO4)
static const struct uniphier_board_data ph1_pro4_data = {
	.dram_ch0_base	= 0x80000000,
	.dram_ch0_size	= 0x20000000,
	.dram_ch0_width	= 32,
	.dram_ch1_base	= 0xa0000000,
	.dram_ch1_size	= 0x20000000,
	.dram_ch1_width	= 32,
	.dram_freq	= 1600,
};
#endif

#if defined(CONFIG_ARCH_UNIPHIER_PH1_SLD8)
static const struct uniphier_board_data ph1_sld8_data = {
	.dram_ch0_base	= 0x80000000,
	.dram_ch0_size	= 0x10000000,
	.dram_ch0_width	= 16,
	.dram_ch1_base	= 0x90000000,
	.dram_ch1_size	= 0x10000000,
	.dram_ch1_width	= 16,
	.dram_freq	= 1333,
};
#endif

#if defined(CONFIG_ARCH_UNIPHIER_PH1_PRO5)
static const struct uniphier_board_data ph1_pro5_data = {
	.dram_ch0_base  = 0x80000000,
	.dram_ch0_size  = 0x20000000,
	.dram_ch0_width = 32,
	.dram_ch1_base  = 0xa0000000,
	.dram_ch1_size  = 0x20000000,
	.dram_ch1_width = 32,
	.dram_freq      = 1866,
};
#endif

#if defined(CONFIG_ARCH_UNIPHIER_PROXSTREAM2) || \
	defined(CONFIG_ARCH_UNIPHIER_PH1_LD6B)
static const struct uniphier_board_data proxstream2_data = {
	.dram_ch0_base  = 0x80000000,
	.dram_ch0_size  = 0x40000000,
	.dram_ch0_width = 32,
	.dram_ch1_base  = 0xc0000000,
	.dram_ch1_size  = 0x20000000,
	.dram_ch1_width = 32,
	.dram_ch2_base  = 0xe0000000,
	.dram_ch2_size  = 0x20000000,
	.dram_ch2_width = 16,
	.dram_freq      = 1866,
};
#endif

struct uniphier_board_id {
	const char *compatible;
	const struct uniphier_board_data *param;
};

static const struct uniphier_board_id uniphier_boards[] = {
#if defined(CONFIG_ARCH_UNIPHIER_PH1_SLD3)
	{ "socionext,ph1-sld3", &ph1_sld3_data, },
#endif
#if defined(CONFIG_ARCH_UNIPHIER_PH1_LD4)
	{ "socionext,ph1-ld4", &ph1_ld4_data, },
#endif
#if defined(CONFIG_ARCH_UNIPHIER_PH1_PRO4)
	{ "socionext,ph1-pro4", &ph1_pro4_data, },
#endif
#if defined(CONFIG_ARCH_UNIPHIER_PH1_SLD8)
	{ "socionext,ph1-sld8", &ph1_sld8_data, },
#endif
#if defined(CONFIG_ARCH_UNIPHIER_PH1_PRO5)
	{ "socionext,ph1-pro5", &ph1_pro5_data, },
#endif
#if defined(CONFIG_ARCH_UNIPHIER_PROXSTREAM2)
	{ "socionext,proxstream2", &proxstream2_data, },
#endif
#if defined(CONFIG_ARCH_UNIPHIER_PH1_LD6B)
	{ "socionext,ph1-ld6b", &proxstream2_data, },
#endif
};

const struct uniphier_board_data *uniphier_get_board_param(void)
{
	int i;

	for (i = 0; i < ARRAY_SIZE(uniphier_boards); i++) {
		if (!fdt_node_check_compatible(gd->fdt_blob, 0,
					       uniphier_boards[i].compatible))
			return uniphier_boards[i].param;
	}

	return NULL;
}
OpenPOWER on IntegriCloud