blob: df94d135f86d95992b493ef4308aedd237df4624 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
|
/*
* (C) Copyright 2013
* NVIDIA Corporation <www.nvidia.com>
*
* SPDX-License-Identifier: GPL-2.0+
*/
/* Tegra124 high-level function multiplexing */
#ifndef _TEGRA124_FUNCMUX_H_
#define _TEGRA124_FUNCMUX_H_
#include <asm/arch-tegra/funcmux.h>
/* Configs supported by the func mux */
enum {
FUNCMUX_DEFAULT = 0, /* default config */
/* UART configs */
FUNCMUX_UART1_KBC = 0,
FUNCMUX_UART4_GPIO = 0,
};
#endif /* _TEGRA124_FUNCMUX_H_ */
|
