From 692519b1edfd5803cd2a841921492889f46f0ce3 Mon Sep 17 00:00:00 2001
From: Rafal Jaworowski <raj@semihalf.com>
Date: Thu, 10 Aug 2006 12:43:17 +0200
Subject: Add support for PCI-Express on PPC440SPe (Yucca board).

---
 cpu/ppc4xx/start.S | 16 ++++++++++++++++
 1 file changed, 16 insertions(+)

(limited to 'cpu/ppc4xx/start.S')

diff --git a/cpu/ppc4xx/start.S b/cpu/ppc4xx/start.S
index 0a6f81de44..6d6d75fd30 100644
--- a/cpu/ppc4xx/start.S
+++ b/cpu/ppc4xx/start.S
@@ -315,7 +315,23 @@ rsttlb:	tlbwe	r0,r1,0x0000	/* Invalidate all entries (V=0)*/
 	/*----------------------------------------------------------------*/
 	/* TLB entry setup -- step thru tlbtab */
 	/*----------------------------------------------------------------*/
+#if defined(CONFIG_440SPE)
+	/*----------------------------------------------------------------*/
+	/* We have different TLB tables for revA and rev B of 440SPe */
+	/*----------------------------------------------------------------*/
+	mfspr	r1, PVR
+	lis	r0,0x5342
+	ori	r0,r0,0x1891
+	cmpw	r7,r1,r0
+	bne	r7,..revA
+	bl	tlbtabB
+	b	..goon
+..revA:
+	bl	tlbtabA
+..goon:
+#else
 	bl	tlbtab		/* Get tlbtab pointer */
+#endif
 	mr	r5,r0
 	li	r1,0x003f	/* 64 TLB entries max */
 	mtctr	r1
-- 
cgit v1.2.1